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ABSTRACT
This thesis is concerned with the design of integrated CMOS circuits applicable for transducer
interfacing. The project entry-point is the development of circuitry suitable for biomedical implantable
sensors/actuators for neural prosthesis.
Implantable sensor outputs are characterized by very weak signals at a relatively low bandwidth.
Typically for the nerve-cuff electrode, these signals have a magnitude of only a few µV over a 4 kHz
bandwidth, making pre-amplification an absolute necessity prior to any further processing. To this
end, we have developed two prototype nerve signal instrumentation amplifiers characterized by high,
well-controlled gain and low noise performance. The first version achieves low noise performance,
comparable to bipolar designs, by careful dimensioning of the input stage. The second version addresses
some drawbacks of the first design and employs more advanced design solutions for improved noise
performance (chopper modulation of the amplifier input stage).
Prior to further processing of the nerve signals, quantization is done. To accommodate quantization,
a data converter of the sigma-delta type has been analyzed, optimized and implemented according to
the specifications put forth by the recorded nerve signals. The main concern in the optimization task
was the required low power consumption of the data converter.
For nerve stimulation, current pulses are used. For this purpose, current-steering digital to analog
converters are useful due to their ability to directly convert a digital input word to an output current for
stimulation. The D/A circuit implemented in this work, was however not aimed at implanted actuator
applications, but rather high-speed, high-accuracy demonstration purposes. Although not intended for
implantable circuits, the current-steering D/A principle is easily scaled for other requirements and the
developed design techniques remain valid.
iii

RESUMÉ
Afhandlingen beskriver konstruktion af integrerede kredsløb i CMOS teknologi til anvendelse som
transducer interfaces. Der er primært fokuseret på interfaces til transducere, som implanteres i det
menneskelige legeme med henblik på måling af nervesignaler eller elektrisk stimulering af nerver. De
væsentligste nye resultater i relation hertil er opnået inden for design af støjsvage forstærkere til måling
af nervesignaler.
Signaler fra nerver er meget svage, typisk nogle få µV, og har en båndbredde på omkring 4kHz. Der
er derfor behov for en forstærkning af signalerne, inden en analog til digital konvertering og videre sig-
nalbehandling kan finde sted. I dette projekt er der udviklet to nye CMOS forstærkertyper til forstærkn-
ing af nervesignaler. I den første er der ved hjælp af en omhyggelig dimensionering af indgangstrinnet
opnået specifikationer mht. støjegenskaber, som hidtil kun har været rapporteret i forstærkere baseret
på bipolær teknologi. I den anden forstærker er støjegenskaberne yderligere forbedret ved anvendelse
af andre kredsløbsteknikker (chopperkobling anvendt i forstærkerens indgangstrin).
Efter forstærkeren er der brug for en datakonvertering, og i dette projekt er en sigma-delta A/D
konvertertype analyseret, optimeret og implementeret ud fra de specifikationer, der kræves i forbindelse
med nervesignaler, herunder især et lavt effektforbrug.
Med henblik på generering af signaler til stimulering af nerver anvendes digital til analog konvert-
ere, som kan levere en strømimpuls som udgangssignal. Der er i projektet foretaget design af en current
steering D/A konverter. Den konkrete konverter er optimeret mod højere konverteringshastigheder end
hvad der er behov for i forbindelse med nervesignaler, men de udviklede designmetoder er generelt
anvendelige.
v
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CHAPTER 1
INTRODUCTION
In all information processing systems dealing with signals originating in the physical world, sensors
form a crucial system component as they serve to collect data at the system front end. As many physical
signals are not available as electrical signals, sensors often serve as transducers in order to transform
the measured quantity into a voltage or current. The electrical signal post-processing then conditions
the sensed signal into a form suitable for monitoring. In systems where feedback is desired in response
to a measured signal, a response is evoked through the use of an actuator.
In the recent decades, a steady increase of sensor/actuator systems has been observed as both sensor-
and signal processing technology has matured. Examples of sensor systems with feedback can be found
in many areas of daily life. Applications found in the automotive industry for safety precautions, such
as ABS brakes and airbags, can be mentioned. Many workplaces employ movement detectors used in
a feedback manner for illumination control or for after-hours intrusion detection. In the biomedical
industry, the continuing advances in processing technology has led to the highly configurable modern
day digital hearing aids and cochlear implants, where direct stimulation of the inner ear hearing nerves
is done through electrodes. One of the first biomedical applications which was targeted for complete
human implantation, is the pacemaker. Pacemakers have evolved from devices performing fixed fre-
quency electrical stimulation of the cardiac sinus node, to the modern-day advanced rate-responsive
pacemakers, which senses changes in body movements and sets the heart pace accordingly.
The driver for the development of all these applications, is the electronic revolution the world has
witnessed throughout the past 40 years. The continuous miniaturization of transistors has led to the
ability to synthesize increasingly complicated systems with still fewer discrete components, leading
to complete systems integration on a single chip. One of the biggest success stories in the ongoing
miniaturization, is the CMOS technology. Although generally inferior to bipolar technology in terms
of analog circuit performance, CMOS is the technology of choice for digital systems. This has led to
the availability of inexpensive batch fabrication of systems implemented in standard CMOS processes,
sparking high interest in the implementation of high-performance analog systems for integration of
analog and digital subsystems on the same chip. Research into integrating CMOS technology with
sensor technology has led to the emergence of silicon based microsensors enabling so-called “smart”
sensors. These systems typically incorporate not only analog and digital systems, but also the sensor
itself. An example of which is the silicon thermal microsensor [1], which converts IR radiation to a
voltage through a polysilicon/aluminum thermocouple.
Some sensors are also applicable as actuators. One such example is a biomedical sensor/actuator
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Figure 1.1: Nerve cuff electrode.
type, the so-called nerve cuff electrode, the interfacing of which is the subject of this thesis. The nerve
cuff is a sensor/actuator type for neural prosthesis, i.e. for sensing and stimulating nerve bundles.
Thousands of individuals sustain damages to the nervous systems each year through, e.g. accidents
or stroke. Whereas the limbs of the body may be paralyzed, the nerves and muscles typically remain
healthy. The last 20 years, increasing attention has been given to revitalize the paralyzed limbs of
patients. One such approach, is to use the natural sensors and muscles of the body by artificial nerve
interaction, for which the nerve cuff electrode has proven useful.
A figure depicting a nerve cuff is given in fig. 1.1. The cuff is loosely fitted around the nerve trunk in
order not to cause any damage to the nerve. The cuff itself is manufactured from silicone and typically
has a length L, of 2-4 cm. The diameter D, of the cuff is at least 20 % larger than the nerve diameter to
avoid pressure damage to the nerve. For signal pickup a number of electrodes are fitted on the inside of
the cuff. These electrodes are typically made from stainless steel wire or platinum. The impedance of
the cuff electrode is typically in the range of a few kΩ. A further detailed description of cuff electrodes
can be found in [2].
When applied as a sensor the signal pickup results in extremely small voltage signal magnitudes,
on the order of ±10µV. The main signal energy lies in a band ranging from 400 Hz to 4kHz [2].
The actuator action of the nerve cuff, stems from neural stimulation through functional electrical
stimulation (FES). By applying a signal current to the cuff electrodes, the nerve will be excited and
a muscle contraction signal will be evoked. Hence, the actuator action is done by stimulating the
paralyzed muscles with the cuff as the artificial nerve signal conveyor.
Some of the successful trials of closed loop systems incorporating cuff electrodes, include bladder
control [3] and hand grasp restoration [4]. A neural prosthesis company NeuroDan, a spin-off from
Aalborg University, is planning the introduction of a foot drop correction system, ActiGait R©, in 2004.
In this system, a cuff electrode is fitted around the peroneal nerve enabling flexing of the foot during gait.
For foot contact reference, a heel switch is used. The goal of such implanted systems, is to minimize
the number of external component. A system proposal for implanted sensor and actuator is given in [5],
here the system power is supplied from the outside world through an RF inductive link, through which
communication is also done. A system outline of the implant is shown in fig. 1.2. The design of such
telemetry powered systems and power management of these, is the subject of [6]. Here, the sensor and
actuator both receive their power supply from a central transceiver chip placed just below the skin for
good power transfer efficiency. The transceiver also conditions the sensor and actuator control signals
for transmission over the RF channel. By partitioning the system, the sensor can be placed sufficiently
far from the RF field thus minimizing the risk of desensitizing the preamplifier.
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Figure 1.2: Partitioned implantable system for FES. The actuator and sensor are not necessarily con-
nected to the same nerve.
A proposal for such a system poses several design challenges. This thesis treats some of the chal-
lenges associated with the realization of the sensor and actuator system components. I.e. the design of
preamplifiers is discussed and analog to digital (A/D) conversion and digital to analog (D/A) conversion
is treated. In the sensor, a preamplifier should be realized with a sufficient gain to be able to supply
the A/D converter (ADC) with a signal of sufficient amplitude. As the input signal has an extremely
small magnitude, the preamplifier should have very low internal noise levels in order not to corrupt the
signal, whereas exact control of the amplification factor is important to a lesser degree. For all such
implanted systems, low power consumption is crucial due to the limits posed by the power transmission
method. The maximum available power for the implanted system is typically in the range of a few tens
of milliwatts [7, 8].
This thesis is divided into three parts. The first part treats the necessary theory for the circuits
implemented during the course of this study. In the second part, the implemented circuits are presented.
The design considerations and measured performance are given. The appendices are contained in part
three, where the last appendix contains the papers published during the course of this study.
Chapter 2 deals with the theory for employing the chopper modulation technique in low-noise am-
plifiers. Chopper modulation can be used to eliminate low frequency noise which is prevalent in CMOS
circuits. Often for low frequency systems, CMOS low frequency noise will prove to be the bottleneck
for noise performance, justifying an investigation of methods to eliminate this problem.
The theory of Nyquist rate D/A conversion is considered in chapter 3. The common specifications
used for data converters are introduced. The current steering DAC architecture is thereafter considered.
As the cuff electrode is employed as an actuator by delivering current pulses, current steering DACs are
well suited for this purpose. Their power efficiency can also be high, as the DAC output current can be
delivered directly to the DAC load. The prevalent types of current steering DACs are introduced along
with their advantages and drawbacks. The differing techniques employed for achieving high precision
is discussed and finally, architecture level causes for DAC dynamic nonlinearities is presented.
A special type of A/D converters are the oversampling converters. These are the subject of chapter
4. Although the concepts introduced in chapter 3 also remain valid for A/D converters, the proper-
ties of oversampling converters rely heavily on signal processing concepts and are therefore described
4 CHAPTER 1. INTRODUCTION
separately. Modeling of these types of converters is discussed and equivalence between discrete-time
and continuous-time oversampling converters is covered. Finally, some error effects for oversampling
converters with continuous-time loopfilters is discussed.
Two different versions of neural preamplifiers are the subject of chapter 5. The first of which relies
on a simple, but power efficient architecture which however does not actively combat the dominant
low frequency noise. The second preamplifier presented has a slightly more complex architecture,
which however deals with some of the problems of the first design and uses chopper modulation for
low frequency noise reduction. For both designs, the design considerations, measurements and derived
advantages and drawbacks are presented.
An implemented Σ∆ A/D converter using a continuous-time loopfilter is described in chapter 6.
Considerations for power optimization for a set of given design specifications are given for the chosen
ADC architecture. The measurements of the implemented circuit is presented and commented.
The final chapter on implementations is chapter 7, where a current steering D/A converter is pre-
sented. This DAC accomplishes very high precision while maintaining very high speed, i.e. 200 MS/s.
Although the specifications for the implemented DAC do not match with those of a DAC dedicated for
implantable circuitry, the current steering DAC is easily scaled for other specifications and the underly-
ing design principles remain valid for such scaling.
Conclusion for this study are drawn in chapter 8.
Part I
Theory
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CHAPTER 2
THE CHOPPER MODULATION TECHNIQUE
The chopper modulation technique is historically termed chopper stabilization and has it’s roots
in applications for vacuum tube amplifier design. The ideas of chopper modulation however, remain
valid to this day and are applicable to modern integrated circuit design. The basic idea of chopper
modulation is to eliminate low frequency noise and DC offset by modulating these components out
of the signal band by the use of an AC-carrier. Whereas sampled techniques such as the auto-zero
technique causes downfolding of wideband thermal noise, chopper modulation does not alter wideband
noise as no sampling process takes place [9].
This chapter present the mathematical foundation for the chopper modulation technique and illus-
trates the advantages gained with regards to low frequency noise and DC offset.
2.1 Chopper Modulation Principle
As shown in section A.3, MOS transistor noise has two principal components: Low frequency flicker
(1/f) noise and wideband thermal white noise. The noise corner fcorner, where the two noise types have
equal magnitude typically lies at several kHz, making 1/f-noise the prime contributor to low-frequency
noise. Furthermore, DC-offset will be present due to the non-perfect matching of transistors [10]. For
recruitment and amplification of very weak sensor signals, the control of these non-idealities are crucial
issues.
A method for reducing the effect of 1/f-noise and DC-offset is to employ chopper modulation. The
chopper modulation principle is illustrated in both the time- and frequency domain in fig. 2.1. In the
time domain the input signal x(t), is multiplied by a square wave signal c(t), which alternates between
+1 and -1, prior to being amplified. The thereby resulting chopped signal is effectively frequency
shifted to the odd harmonics of the square wave signal fundamental frequency fchop = 1/Tchop. After
amplification, the chopped amplifier output signal xchop(t) is again multiplied by the square signal
c(t), effectively “un-inverting” the amplified chopped signal, rendering the amplified output signal
y(t) = Ax(t).
In the frequency domain, the input signal X(f) is folded by the square wave function C(f), shifting
it’s spectrum to the odd harmonics of the square signal. The amplifier with transfer function A(f) is
then applied to the frequency shifted input signal. The amplified output signal is then shifted back to
the original frequency by folding with C(f) once more, yielding the amplified output signal Y (f).
The inherent nonlinear behavior of the chopping technique however, leaves spectral images of the input
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Figure 2.1: Chopper modulation principle illustrated in both the time- and frequency domain.
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signal at the even harmonics of the chopping signal fundamental frequency. Hence for faithful signal
recreation, a low-pass filter should be employed for suppression of the spectral replicas.
So, the successful amplification of the input signal relies on double modulation of the input sig-
nal. By contrast, the noise and DC-offset source is located after the input modulator and is thus only
modulated once at the output. Hence, any DC-offset and 1/f-noise will be shifted to the odd harmonics
of c(t), leaving the signal baseband free of these components. Only the thermal noise remains in the
baseband.
2.2 Chopper Amplifier Transfer Function
In this section we will examine the overall transfer function of the chopper modulated amplifier, in
order to resolve the critical issues for employing this technique.
As the chopping signal is periodic with the period Tchop, it can be expressed with a Fourier series:
c(t) =
m=+∞∑
m=−∞
C(m)e
j2π m
Tchop
t (2.1)
In the frequency domain, we have equivalently:
C(f) =
m=+∞∑
m=−∞
C(m)δ (f −mfchop) (2.2)
where δ (f) is the Dirac delta function Assuming a 50% duty cycle for the chopping signal and as the
signal can be considered even-sided, it can be shown that the Fourier coefficients are given by:
C(m) =
2 sin (mπ/2)
mπ
⇒ |C(m)| =
{
2
mπ , m odd
0 , m even
(2.3)
The choice of a 50% duty cycle is optimal as the even order harmonics of the chopping signal are zero
in this case, as seen from eq. (2.3).
In the outline presentation of the overall chopping principle given in section 2.1, it was implicitly
assumed that the amplifier employed was ideal, i.e. infinite bandwidth and no phase shift. However, we
will in the following use the frequency- and time dependent notation for the amplifier, A(f) and a(t)
respectively, to be able to model the amplifier non-idealities.
From fig. 2.1, we see that the overall chopped amplifier signal transfer function in the time domain
is given by:
y(t) = [x(t)c(t) ∗ a(t)] c(t) (2.4)
where the ’∗’ operator denotes the convolution operation. The equivalent frequency domain expression
is:
Y (f) = [X(f) ∗ C(f)]A(f) ∗ C(f) (2.5)
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Figure 2.2: Overall chopper amplifier transfer function.
Inserting the Fourier coefficients of eq. (2.3) in the frequency domain representation of the chopping
signal given in eq. (2.2) and solving for the resulting signal output given in eq. (2.5) yields:
Y (f) =
(
2
π
)2 n = +∞∑
n = −∞
n odd
1
n
A (f − nfchop)
m = +∞∑
m = −∞
m odd
1
m
X (f −mfchop − nfchop) (2.6)
A general description of the chopper amplifier can be obtained by substituting k = m+n into eq. (2.6).
Hereby an infinite sum of linear transfer functions can be obtained:
Y (f) =
k = +∞∑
k = −∞
k even
(
2
π
)2 n = +∞∑
n = −∞
n odd
1
n
(
1
k − n
)
A (f − nfchop)
︸ ︷︷ ︸
X (f − kfchop)
Gk(f)
(2.7)
The resulting expression describing the overall chopper output is thus given by:
Y (f) =
k = +∞∑
k = −∞
k even
Gk (f)X (f − kfchop)
In fig. 2.2, the overall chopper output is illustrated showing the contributions for each of the spectral
replicas produced by Gk(f), k = 0, for |k| ≤ 4. The 50% duty cycle renders all the odd order transfer
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functions equal to zero. In the figure, it is assumed that the input signal has a bandwidth restricted
to less than half the chopping frequency. If the input signal has a bandwidth exceeding the chopping
frequency, aliasing would occur and correct signal reconstruction would not be achievable.
Of the linear combination of transfer functions, G0(f) is the transfer function of interest as it con-
veys the baseband signal. From eq. (2.7) we have:
G0(f) =
(
2
π
)2 n = +∞∑
n = −∞
n odd
(
1
n
)2
A (f − nfchop) (2.8)
Any signal delay that exists between the choppers will cause the chopper amplifier output signal to
be reconstructed non-optimally. The delay effect can be examined by applying an amplifier transfer
function with linear phase response:
A(f) = A0e−j2πf∆t (2.9)
where A0 is the amplifier DC-gain. Inserting eq. (2.9) in the baseband transfer function G0(f) and
simplifying yields:
G0(f) = A0e−j2πf∆t︸ ︷︷ ︸
(
2
π
)2 n = +∞∑
n = −∞
n odd
(
1
n
)2
e
−j2π ∆t
Tchop
n
︸ ︷︷ ︸
A(f) tri
(
∆t
Tchop
)
(2.10)
So we see that by inserting an amplifier with linear phase delay, the resulting chopper amplifier transfer
function becomes the amplifier transfer function A(f) modified by a function denoted tri
(
∆t
Tchop
)
in the
above expression. It can be shown that tri
(
∆t
Tchop
)
is in fact the Fourier series of a triangular function
defined by [1]:
tri(x) = 1− 4 |x| , |x| ≤ 1/2
tri(x + n) = tri(x) , n ∈ N (2.11)
Hence for ∆tTchop ≤ 1/2, eq. (2.10) can be simplified to:
G0(f) = A(f)
(
1− 4
∣∣∣∣ ∆tTchop
∣∣∣∣) (2.12)
From the obtained expression, we see that the effective gain of the chopper modulated amplifier is
sensitive to any phase shift induced by the amplifier. So a parameter in the design process is to choose
a chopping frequency sufficiently below the amplifier 3-dB frequency in order to ensure that the overall
gain does not deteriorate significantly.
12 CHAPTER 2. THE CHOPPER MODULATION TECHNIQUE
2.3 Chopper Amplifier Noise Performance
All noise sources of the amplifier including DC offset can be referred to the amplifier input, represented
by the sole noise source given in fig. 2.1. From the schematic in fig.. 2.1, we see that the chopper
modulated amplifier noise output is given by:
y(t) = (a(t) ∗ n(t)) c(t) (2.13)
For an ideal amplifier, i.e. having infinite bandwidth, eq. (2.13) simplifies to:
y(t) = A0n(t)c(t) (2.14)
The resulting chopper amplifier output noise power spectral density (PSD) can be found from the
Fourier transform of the output autocorrelation function. Assuming a stochastic stationary process
for the noise function, the output autocorrelation function Ry(τ), can be resolved to:
Ry(τ) = E {y(t)y(t + τ)}
= E {A0n(t)c(t)A0n(t + τ)c(t + τ)}
= A20E {n(t)n(t + τ)}E {c(t)c(t + τ)}
= A20Rn(τ)Rc(τ) (2.15)
where E {·} is the statistical expectation operator and we have used the fact that c(t) and n(t) are
orthogonal. The equivalent PSD function Sy(f), for the frequency domain can be found from the
Fourier transform of eq. (2.15):
Sy(f) = F {Ry(τ)}
= A20F {Rc(τ)}F {Rn(τ)}
= A20
n = +∞∑
n = −∞
n odd
|C(m)|2 δ (f − nfchop)Sn(f) (2.16)
Inserting the Fourier coefficient as defined in eq. (2.3) in eq. (2.16) we arrive at the noise PSD function
for the chopper amplifier:
Sy(f) = A20
(
2
π
)2 n = +∞∑
n = −∞
n odd
1
n2
Sn(f − nfchop) (2.17)
In the following we will discuss the impact of chopper modulation on the two noise types presented in
section A.3.
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Figure 2.3: Chopper amplifier output 1/f-noise PSD.
2.3.1 Thermal Noise
The impact of chopping on thermal noise is most easily shown using autocorrelation functions. Using
eq. (2.15) the chopper amplifier output noise power can be found at τ = 0 using Parseval’s theorem
[11]:
Py = A20PnPc = A
2
0Pn (2.18)
Since the chopping signal alternates between ±1, the chopping signal power is: Pc = 1, giving us the
last identity in eq. (2.18). Examining the amplifier noise output power without applying any chopper
modulation gives us:
Py = E {A0n(t)A0n(t + τ)}|τ=0 = A20Pn (2.19)
The result given in eq. (2.19) for the amplifier employing no chopping, is exactly the same as the
result in eq. (2.18) for the chopper modulated amplifier. This result allows us to conclude that chopper
modulation does not alter the thermal noise. The resulting chopper amplifier output thermal noise in
the frequency domain can accordingly be written: Sy, th(f) = A20S0.
2.3.2 Flicker Noise
In section A.3, an expression for flicker (1/f) noise is given. For the coming analysis a useful expres-
sion for the 1/f-noise is obtained by referring the 1/f-noise to the thermal noise floor and the corner
frequency:
S1/f(f) = S0
fc
|f | (2.20)
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where fc is the 1/f-noise corner frequency and S0 is the thermal noise floor. The chopper amplifier
output PSD for 1/f-noise can be found by inserting eq. (2.20) in the expression for the resulting output
PSD found in eq. (2.17):
Sy, 1/f(f) =
(
2A0
π
)2 n = +∞∑
n = −∞
n odd
1
n2
S0fc
|f − nfchop| (2.21)
This result is illustrated in fig. 2.3 including the foldover components for n=1, 3 and 5. The individual
foldover component are indicated by the dashed lines whereas the total summed noise is represented
by the solid line. The output noise PSD is normalized to the output thermal noise floor given by
Sy, th(f) = A20S0. In the figure we have set the noise corner fc, equal to half the chopping frequency
fchop and set the inband frequency range to half the chopping frequency as indicated by the solid-line
delimiters.
We see from the figure, that chopper modulation in the case of 1/f-noise causes aliasing resulting in
an increase of the effective thermal noise Sth, eﬀ(f), defined as the inband output thermal noise and the
aliased 1/f-noise components which are in excess:
Sth, eﬀ(f) = Sy, th(f) + Sy, 1/f(f)
∣∣
inband
(2.22)
However the largest contributor by far of fold-over noise components stems from the first order terms
n = ±1. Solving eq. (2.21) numerically reveals that in excess of 95% of the aliased noise can be
accounted for by the first order terms. The third order terms n = ±3 account for approx. 3% rendering
all higher order terms negligible.
An approximate expression for the resulting chopper amplifier output 1/f-noise floor within the
baseband can therefore be extracted from eq. (2.21) by including only the first order terms and taking
their magnitude at DC assuming a flat 1/f-noise contribution:
Sy, 1/f(f) ≈ A20S0
8
π2
fc
fchop
(2.23)
which is seen to result in a frequency independent noise component. Collecting the two terms consti-
tuting the resultant chopper amplifier output effective thermal noise, we have:
Sth, eﬀ(f) ≈ A20S0
(
1 +
8
π2
fc
fchop
)
In fig. 2.4 the output excess noise due to downfolded 1/f-noise relative to the output thermal noise
is depicted in percent versus chopping frequency relative to the 1/f-noise corner fc. The solid line is
the excess noise numerically evaluated applying eq. (2.21), where up till the ninth term n = ±9 has
been included. The dashed line is the approximate expression given in eq. (2.23). It is seen that the
approximate expression given in eq. (2.23) gives us a result which is precise within a few percent,
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Figure 2.4: Excess noise relative to thermal noise floor added by downfolded 1/f-noise.
especially for larger fchop/fc - ratios where the downfolded 1/f-noise attains a more flat shape inband.
With regards to chopping frequency versus noise corner frequency, fig. 2.4 reveals that less than
10% excess noise can be expected at chopping frequencies fchop > 10fc, which in most cases would
be in the tens of kHz range, i.e. relatively low frequencies.
2.4 Summary
In this chapter we have investigated the effect of chopping on both the effective transfer function of the
overall chopped amplifier and the effect on thermal- and 1/f-noise respectively.
For the transfer function, a general expression was found which revealed that scaled spectral replicas
will be present at the output at all even multiples of the chopping frequency. Inserting an amplifier
transfer function with linear phase, showed that the baseband transfer function is sensitive toward any
delay induced between the modulators having a gain linearly reduced by the delay.
Finally, investigating the noise properties revealed that the chopped amplifier does not alter the level
of the thermal noise floor. The 1/f-noise however, will be aliased by the chopping process, resulting in
increased noise in the baseband. The term effective thermal noise was used to quantify the excess noise
assuming a flat noise floor across the baseband. An approximate formula for predicting the effective
thermal noise was shown to give a good estimate of the expected performance. Furthermore, numerical
analysis showed that less than 10% increase in effective thermal noise, as compared to the un-chopped
amplifier, can be expected for chopping frequencies in excess of ten times the noise corner fc.

CHAPTER 3
NYQUIST RATE D/A CONVERSION
In this chapter, the fundamental principles of data conversion is presented. The type of converters
considered in this chapter have sampling frequencies fs, limited by the Nyquist rate, i.e. fs = 2fb,
where fb is the signal band frequency. The common measures used for specifying D/A converters in
terms of their static and dynamic performance are explained. These measures are also valid for A/D
converters. However the ADCs considered in this thesis utilize oversampling, the principle of which
differs significantly from Nyquist rate data conversion and is the subject of chapter 4.
A specific DAC architecture is presented, the current steering DAC. This DAC type is appropriate
for cuff electrodes due to their ability to deliver the stimulation current directly to the cuff. Two different
design approaches for obtaining high precision in the current-steering DAC architecture is presented:
Statistical design techniques, where knowledge of the distribution of die imperfections is used for the
cancellation of these and calibration techniques, where current sources are trimmed against a reference
for high precision.
Finally, some of the dynamic non-idealities are presented and techniques for alleviating the impact
of these are presented.
3.1 Ideal D/A-Converter
A block diagram of an ideal D/A converter is shown in fig. 3.1 alongside with the desired output voltage
characteristic.
N-bit
D/A
Converter
VREF
vOUTBin
Bin100100 11
vOUT
VREF
0
1/4
2/4
3/4
N
Figure 3.1: DAC block diagram and ideal transfer function.
17
18 CHAPTER 3. NYQUIST RATE D/A CONVERSION
The DAC input is an N-bit digital word Bin, given by:
Bin = b12−1 + b22−2 + · · ·+ bN2−N (3.1)
We define the first bit in the input word b1, to be the most significant bit (MSB) and the last bit bN, as
the least significant bit (LSB). The output voltage of the DAC vOUT, is referred to a voltage reference
VREF, in such a manner that:
vOUT = VREF
(
b12−1 + b22−2 + · · ·+ bN2−N
)
= VREFBin (3.2)
In these definitions we employ voltage as the signal medium, however this could be any other quantity,
e.g. current or charge. An example ideal output for a two-bit DAC is shown alongside the block diagram
in fig. 3.1. The minimum voltage change in the output when one LSB changes is:
VLSB =
VREF
2N − 1 (3.3)
Commonly, the performance of a DAC is measured in terms of the number of LSB steps independent
of the physical signal quantity. Hence a common unit is simply the unitless: 1LSB = 1/2N . The ’-1’
is often omitted for convenience in calculations for high resolution converters.
3.2 D/A Converter Specifications
In order to be able to characterize a DAC in terms of it’s static and dynamic performance, a set of
metrics are common. These are the subject of this section.
3.2.1 Static Specifications
The ideal output transfer function as depicted in fig. 3.1 is not achievable when implementing a DAC.
Due to mismatches inherent to the technology employed, some deviances will always be present [10].
Mismatches which causes deviances in the parameters of the individual transistors on chip, typically
do not change significantly over time and are thus termed static. Some of the common parameters for
static characterization are:
Gain error and offset
If we define the DAC output in terms of LSBs, we find that the ideal DAC has a transfer function slope
of one. If we define a best fit linear curve for describing the DAC output points, the deviances of this
slope compared to the ideal output slope are termed gain error. Similarly, if the best fit linear curve
does not have the same origin as the ideal output curve, the difference is termed offset. These effects
are however linear and are usually not crucial for most applications.
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Figure 3.2: Integral nonlinearity error.
INL
The integral nonlinearity error (INL) is defined as the true output curve deviance from the ideal output
curve for each input code. The INL for a given input code n, in terms of LSBs can thus be found:
INL(n) =
vOUT(n)− vOUT,ideal(n)
VLSB
(3.4)
Using the ideal DAC output curve is a conservative measure of the INL, and typically a best fit DAC
transfer function is used instead as shown in fig. 3.2, where the DAC output transfer characteristic
displays bowing. Here the conservative INL measure gives us an INLmax > 1LSB, whereas using the
best fit transfer function we have INLmax ≤ 1/2LSB. Though the best fit curve has both offset and
gain error.
DNL
For an ideal DAC, each analog output step is equal to 1 LSB. A measure for deviance from the ideal
step value is the differential nonlinearity. The DNL at input code n, is defined as:
DNL(n) =
vOUT(n)− vOUT(n− 1)
VLSB
− 1
and thus expresses the difference from the ideal step size in terms of LSBs
Monotonicity
A DAC can be said to be monotonic if the output step size ∆, fulfills ∆ ≥ 0, for each increase in the
DAC input code by a single step, over the entire DAC input range. In terms of the INL, we see that a
DAC is guaranteed to be monotonic if we have: INLmax ≤ 1/2 [12].
20 CHAPTER 3. NYQUIST RATE D/A CONVERSION
VREF
N N-bit
D/A
Converter
N-bit
A/D
Converter
vin(t) vout(t)
Figure 3.3: Quantization noise extraction circuit.
3.2.2 Dynamic Specifications
As the static specifications for a DAC were constant with time, a set of dynamic specifications are
employed when the transient behavior between changing states is to be evaluated. Since the DAC
output is continuous in time, the transient behavior is vital for the overall performance of a DAC. A
brief introduction to some common dynamic measures is the subject of this section.
SNR
Any quantized signal will always be an imperfect representation of the corresponding analog signal.
The resulting difference signal can be extracted using the circuit shown in fig. 3.3, for some arbitrary
number of bits N. The resulting error signal is termed the quantization noise. The quantization noise is
commonly modeled as a white noise source with a uniform probability density function (PDF). For a
given LSB step size, the power of the quantization noise can be shown to be [13]:
Pq =
V 2LSB
12
(3.5)
The signal to quantization noise ratio (SQNR) is then defined by the ratio of the signal and the corre-
sponding quantization noise:
SQNR = 10 log
(
Ps
Pq
)
(3.6)
Assume that we have a sinusoid signal with a peak-peak voltage Vref . The corresponding SQNR for N
bits of resolution is found to be:
SQNR =10 log
⎛⎜⎝ 18V 2ref
1
12
(
Vref
2N
)2
⎞⎟⎠ = 6.02N + 1.76 [dB] (3.7)
which shows us that the for each bit added to the DAC (ADC), an increase of approx. 6 dB can be
expected in the SQNR. The term, signal to noise ratio (SNR), is loosely used for SQNR, but actually
encompasses all noise types and is not specific to data converter systems. Whereas the SQNR term is a
metric used strictly for systems employing quantization.
3.2. D/A CONVERTER SPECIFICATIONS 21
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
−100
−90
−80
−70
−60
−50
−40
−30
−20
−10
0
SFDR=43 dB
SNDR=42 dB
Harmonics
SNR=
65 dB
Relative Frequency [f/f
s
]
En
er
gy
 L
ev
el
 [d
Bm
]
(a) Example DAC output spectrum.
−100 −90 −80 −70 −60 −50 −40 −30 −20 −10 0
−10
0
10
20
30
40
50
60
70
80
90
Dynamic Range (DR)
Input Level Relative to Full Scale [dB]
[dB
]
SNR
SNDR
(b) SNR, SNDR and DR.
Figure 3.4: Common dynamic measures for data converters
SNDR
Any signal processing system may exhibit nonlinearity. E.g. the example DAC transfer function in
fig. 3.2 which showed bowing of the transfer function. Any such nonlinearity will result in harmonic
distortion, i.e. frequency components appearing at the multiples of the input frequency. The signal to
noise and distortion ratio (SNDR) is then simply calculated as the SNR including the harmonic power
in the noise power. This also implies that the SNR is typically calculated excluding the harmonic
components.
An example output spectrum from an actual realized DAC is shown in fig. 3.4 (a). Here, the nonlin-
earities of the system result in strong harmonics of both even and odd order and thus sharply deteriorate
the SNDR compared to the SNR. The harmonics are usually dependent on the input level of the data
converter and thus the SNDR will track the SNR until a compression point is reached, where the har-
monic power exceeds the noise level as a function of the input level. This is shown qualitatively in
fig. 3.4 (b).
SFDR
A metric often used for DACs employed in communication systems is the spurious free dynamic range
(SFDR). The SFDR is defined as the difference in level between the signal output energy and the
highest output spur energy when the maximum input signal is applied to the system. Typically, one of
the low order harmonics will determine the SFDR as shown for the example spectrum in fig. 3.4 (a).
In communication systems, the bandwidth of the DAC is often split into channels, which stresses the
importance of a good SFDR in these systems as signals relating to one channel otherwise could leak
into adjacent channels.
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Figure 3.5: Major carry glitch for MSB transition.
DR
The dynamic range (DR) is defined from the SNR. The DR is the magnitude ratio between the largest
sinusoidal input which does not overload or cause severe nonlinear effects in the converter to the the
magnitude which provides a SNR of zero. The DR is shown qualitatively in fig. 3.4 (b).
Glitches
Whereas the other dynamic benchmarks have been determined in the frequency domain, the glitch
energy is a time domain dynamic measure. Glitches appear during a carry transition when the output
signal corresponding to the new input value appears either before or after the previous input code output
value. The largest glitch usually appears for the carry transition of the MSB bit as shown qualitatively
in fig. 3.5, where a glitch is generated at mid-code for a DAC. Thus any slight skew in the input signals
can potentially result in glitches.
The glitches will result in an increased noise floor [12], thus deteriorating the SNR. If the glitch
energy is non-proportional to the input signal (which is usually the case), harmonic distortion will be
generated from the glitches, degenerating the SFDR.
A method for evaluating glitch performance for a DAC is proposed in [12]. Here, the energy of 1
LSB: ELSB = VREF/2N ·T , is compared to the glitch energy Eglitch. The ratio between the two is then
used as a measure for glitch performance:
G =
Eglitch
ELSB
(3.8)
As a rule of thumb, the ratio G should remain below 1/2 [12].
3.3 High-Precision D/A Converters
Numerous different architectures are available for D/A conversion. Of these can be mentioned the
voltage division DAC based on resistor ladders, the charge redistribution DAC and the current steering
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Figure 3.6: Basic current steering DAC architectures, fully binary and fully segmented.
DAC. Of the multiple different architectures, the current steering DAC is popular due to it’s ability to
obtain both high accuracy and high speed. In this thesis we are concerned with the implementation
DACs based on the current steering technique, which will be the subject henceforth. Discussion of
other DAC types can be found in many standard electronics textbooks, e.g. [13].
3.3.1 Current Steering Converters
The basic principle behind the current steering DAC is shown in fig. 3.6 (a). Here, a series of binary
scaled current sources are fed to a resistive load, the voltage of which constitute either the positive or
the negative voltage. The digital input word is in the binary current steering DAC fed directly to the
corresponding current source. One of the advantages of the current steering architecture, is it’s ability to
drive a resistive load directly without necessitating an output buffer. This fact coupled with it’s simple
structure, enables the current steering DAC to operate at very high update frequencies.
The basic binary current steering DAC suffers from glitch problems though. Consider the mid-code
transition 0111-1000 for the 4-bit example binary DAC: We see that in order to avoid glitching, bits
b2− b4 have to switch exactly at same time instant as b1. To avoid any skew between the digital control
signals is extremely difficult, especially at high update frequencies.
A method for alleviating this weakness, is to employ what is know as a fully segmented design,
an example of which is shown in fig. 3.6 (b). Here, the DAC current sources are split into 2N − 1
unit current source of magnitude ILSB. The digital binary input word is decoded into what is known
as thermometer code prior to selecting the switch position for any of the unit current sources. The
thermometer code corresponding to a three-bit binary input word is shown for all values in table 3.1.
From the resulting thermometer decoded word D, it is seen that for all transitions from one input
word to the adjacent, only a single bit will change. Hence no critical major carry glitches will occur
for this scheme. Also, as the current is always increased with increasing input code, monotonicity is
guaranteed for thermometer DACs.
The drawback of using thermometer decoded DACs is the increase in decoding complexity and area
since for binary input words of N bits, 2N − 1 unit current sources are needed. Typically, DACs with
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Decimal value Binary code Thermometer code
b1b2b3 d1d2d3d4d5d6d7
0 000 0000000
1 001 0000001
2 010 0000011
3 011 0000111
4 100 0001111
5 101 0011111
6 110 0111111
7 111 1111111
Table 3.1: Thermometer encoding of digital words.
high number of bits (>10) only employ thermometer decoding for the upper MSBs, whereas a binary
sub-DAC is used for the lower LSBs. This type of partitioning is termed segmentation, i.e. a fully
thermometer decoded DAC is called fully segmented. Using segmentation decreases circuit area and
complexity while the price paid is increased glitch sensitivity for the binary decoded sub-DAC, which
however is not so severe for the lower LSBs and thus deemed acceptable.
Achieving accuracy of DACs beyond 10 bits has proven to be a difficult task [14, 15, 16]. The in-
trinsic mismatch in the technology [10], causes errors across the implemented matrix of current sources
and is thus one of the main considerations when implementing high-resolution DACs. Numerous dif-
ferent methods to circumvent intrinsic mismatches exist, but can roughly be classified into two different
categories which are the subject of the next two sections.
3.3.2 Statistical Design Techniques
From the knowledge of the statistical properties of the mismatch error distribution across the die, special
design techniques can be utilized to cancel these. The subject of this section is a brief introduction to
some of the schemes used in the statistical design of DACs.
Although mismatch errors are distributed in a two-dimensional manner across the die surface, a one-
dimensional model for the errors suffices for our discussion. Consider the exaggerated error distribution
of current as a function of location across an array of sources as shown in fig. 3.7 (a). Here, a simple
case is considered for a three bit current source array. The array has some average output current value,
from which a negative and a positive deviation can be defined. If we apply a digital ramp input to a
DAC suffering from graded error and if the individual cells in the array are switched in a sequential
manner, it is clearly seen that the error will accumulate, giving a poor INL.
To alleviate this effect, a scheme known as symmetrical switching is introduced in [17], which uses
a switching order as shown at the bottom of fig. 3.7 (a). By switching the cells symmetrically around
the graded error mid-point, the positive and negative deviations effectively cancel each other other.
This technique is used in [18], to realize a 16-bit DAC in a 6-10 segmented design, i.e. the 6 MSBs
are thermometer decoded whereas the remaining 10 bits are binary weighted and thus rely on intrinsic
matching.
3.3. HIGH-PRECISION D/A CONVERTERS 25
Cu
rre
nt
 D
ist
rib
ut
io
n
Negative
Deviation
Positive
Deviation
Average
Output
Graded
Error
7654321
76 54 32 1
Location
Sequential Switching
Symmetrical Switching
Cu
rre
nt
 D
ist
rib
ut
io
n Average
Output
76 54 32 1
Location
Symmetrical Switching
76 5 432 1
Hierarchical Symmetrical Switching
Symmetrical
Error
(a) Graded error. (b) Symmetrical error.
Figure 3.7: Graded and symmetrical errors across current source arrays.
Another mismatch error type typically present in current source arrays is symmetrical error as de-
picted in fig. 3.7 (b). Using symmetrical switching will not eliminate this error source. To mitigate this
issue, an alternative switching scheme proposed in [19], known as hierarchical symmetrical switching,
can be employed. At the bottom of fig. 3.7 (b), this switching scheme is shown for our simple ex-
ample case. Rather than switching solely symmetrically around the global input code midpoint, this
technique also employs local symmetrical switching as seen for sources 1-2 and 3-4. In this manner the
symmetrical error is diminished. The graded error performance is however still retained as the locally
switched pairs are symmetrically matched with opposing switched pairs, e.g. current source pairs 1-2
are matched with pairs 3-4.
Many other switching schemes have since been proposed, employing increasingly complex algo-
rithms for the switching sequence. Of the more recent high-performance switching DACs, the DAC
presented in [20] can be mentioned. This paper presents an 8-6 segmented 14-bit DAC with a max-
imum update rate of 150MS/s. The static measurements report that both the INL and the DNL are
below 1/2 LSB. The dynamic performance is given as a SFDR of 84 dB for a signal to update fre-
quency ratio (SUFR) of 1/300, dropping to 61 dB at a SUFR of 1/30. Both measurements are done at
an update rate of 150 MS/s. The drawback in this design is the increased logic complexity necessary
for decoding, which is however enabled for high speeds with modern day standard digital libraries.
3.3.3 Calibration/Trimming Design Techniques
An altogether different approach for obtaining the prescribed precision, is to employ a scheme which
utilizes calibration of the individual current sources. The basic concept of calibrated current sources
is shown in fig. 3.8, where the trimmable current source is voltage controlled. During the calibration
phase of the current source, a reference current is fed to the trimmable current source. Any deviance
∆I = IREF − ITRIM, between the reference current and the trimmed output current is integrated on
the control voltage holding capacitor Cstore, hence regulating the trimmable current source till it equals
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Figure 3.8: Calibrated current source principle.
the reference current. For such a scheme, the trimmed current source can be implemented by a single
transistor.
As intrinsic matching can be obtained for resolutions equivalent to 9-10 bits [21], only the MSBs
exceeding the intrinsic matching accuracy are typically calibrated, e.g. for a 14-bit DAC, only the top 4-
5 MSBs would typically be calibrated. The remaining LSBs would then be implemented as a sub-DAC
implementing the necessary current division of one of the calibrated MSB. A schematic illustrating
such a scheme is depicted in fig. 3.9 (trim circuit and storage capacitor omitted). As the trimmed
MSB sources need to be of unit size for trimmability against a single reference, they are well suited
of thermometer decoding. The sub-DAC could be implemented as any of the previously discussed
current-steering DAC types and thus constitute a segmented DAC itself.
IMSB IMSB IMSB
Sub-DAC
IMSB
RL RL
vOUT+ vOUT-
IMSB
Data
Figure 3.9: Basic trimmed current source DAC architecture.
Due to technology imperfections, the control voltage stored on Cstore, will droop over time as the
stored charge gradually leak from the capacitor. This necessitates some calibration frequency of the
entire trimmable current source array. If continuous operation of the DAC is not required, calibration
can be done during a special calibration phase where all current source are trimmed and henceforth put
into operation. Continuous operation can be obtained if an extra trimmable current source is included
for replacement of the current source being trimmed. The trimmed current source can be implemented
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Figure 3.10: Basic background trimmed current source DAC architecture.
as a single MOST, but is normally implemented using two MOSTs as only a fraction of the total source
current needs to be trimmed to match the reference current. The self-calibration technique was intro-
duced in [22], where it was used for implementing a 16-bit DAC for audio range signals. It has since
been the basis of numerous DAC implementations, of which one of the more recent is a 14-bit 100 MS/s
DAC in CMOS only is reported in [23], which furthermore uses a special output stage for dynamic lin-
earity enhancement. Another example where a classical calibrated DAC has been used is given in [24].
Here the sub-DAC has been omitted and a 6-bit trimmed current steering DAC has instead been used
in a Σ∆-modulator scheme to obtain 14-bits performance. The drawback of using the Σ∆-modulator
configuration is that the signal band is limited due to the required oversampling. In the case of [24] the
effective output update rate was 10 MS/s.
Some of the drawbacks of using the simple trimmed current source scheme include:
• Increased power consumption as an extra current source has to implemented for replacement of
the current source currently being calibrated
• Possible decreased SFDR due to the fact that an extra current source has to be switched in and
out of operation thus introducing spurs in the output spectrum at the calibration frequency of the
system .
This brings us to a solution which does away with these difficulties. By using a two-terminal, i.e.
floating current source for each of the trimmed sources, the calibration of the current sources can be
done seamlessly in the background of the DAC operation. This solution does away with the extra needed
current source and dynamic impact of the calibration to the DAC output is minimal, since the current
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source terminal employed for the DAC output is not affected by the calibration. The fundamental
architecture for this scheme is shown in fig. 3.10. Each of the individual MSB current sources have
their tail currents connected to a switch Sc, and their trim terminal connected to Sa. The individual
current source being trimmed is thus part of a closed loop consisting of the current source and a trim
circuit when both these switches are closed as shown for the last MSB cell feeding the sub-DAC in the
figure. When not being trimmed, the Sc switch is positioned to dump the tail current, and the control
voltage is stored on the holding capacitor.
The trim circuit can be implemented in both the digital and the analog domain. In [25], a background
self trimming DAC is proposed using floating current sources. In this implementation, a Σ∆-modulator
is used for quantizing the measured output current of the MSB cell being calibrated and the MSB cell
current calibration is thus done in the digital domain. The resulting analog trim-voltage is then obtained
by using an auxiliary DAC dedicated to the calibration circuit. This method seems unnecessarily com-
plex for the task given as it need to employ data converters at both the input and output of the trim
circuit to fulfill it’s function.
Instead a pure analog approach could be considered. If the sub-DAC has a resolution of N bits,
then the loop gain of the trim loop for the MSB cells need to have a gain:
Aloop > 2N+1 (3.9)
for a settling error: εsettle < 1/2LSB. If we assume that the sub-DAC has a resolution of 10 bits,
which is approximately the maximum realizable intrinsic matching resolution, the loop gain is required
to fulfill: Aloop > 66 dB, which does not pose a severe design challenge.
3.4 D/A Converter Non-idealities
At higher input signal frequencies, the performance of DACs usually deteriorate due to the impact of
dynamic error effects, which are the subject of this section.
3.4.1 Glitch Induced Nonlinearity
As we saw in section 3.2.2, major carry glitches could occur if binary weighted current sources were
employed in the DAC. The fully segmented DAC presented a way to remedy the poor glitch perfor-
mance.
Improved harmonic performance can also be expected from this scheme. Consider the partial sine
wave output of a thermometer DAC qualitatively shown in fig. 3.11. For each time-step n, the DAC
output at the given sample-time can be written as a non-switching part, i.e. the bits which remain
unchanged, and a switching part which is glitch-infected. In the figure the shaded area represents the
non-switching part and the non-shaded area is the switching part. For a fully thermometer decoded
DAC, the switching glitch can be assumed to be equal for all unit LSB current sources [26]. Let g(t),
denote the glitch-infected step for 1 LSB change. Thus for input word Bin(n), at sample-time n, we
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Figure 3.11: Output glitch behavior for a thermometer decoded DAC.
have the DAC output voltage:
vOUT(t) = g(t)
N∑
m=1
2m [bm(n)− bm(n− 1)] + VLSB
N∑
m=1
bm(n− 1)2m (3.10)
From this expression, we see that the DAC output is linearly dependent on Bin(n). Assuming that the
glitchy step g(t), is independent of Bin, the glitching will not produce any harmonic distortion [26].
This can also be explained as since the glitch is code-independent, multiple switching cells will only
result in a multiplied glitch-signal which is not code-modulated and thus doesn’t cause any nonlinearity.
However, as previously discussed, fully segmented DACs become impractical for high resolution
DACs (number of bits > 10) and thus typically a binary decoded sub-DAC would be used for the lower
LSBs. In the case of calibrated DACs, where only the thermometer decoded MSBs are calibrated, the
sub-DAC could itself be segmented such that the upper LSBs (ULSBs) are thermometer decoded and
only leaving a few lower LSBs (LLSBs) to be binary decoded. This presents a trade-off between circuit
area and glitch performance which is application specific.
3.4.2 Code-Dependent Switch Feedthrough and Charge Injection
The individual switches steering the currents of the DAC are commonly implemented as CMOS trans-
mission gates or simply as a single MOST.
Unless a fully segmented design is used, the individual current cells will carry a different amount of
current. If only a standard size switch is realized, the amount of charge injected from the channel during
switching will to a first order be the same for all switches as will the clock feedthrough due to parasitic
overlap capacitance. This results in the charge injection and clock feedthrough to be code-dependent,
i.e. causing nonlinearity. In order to match these non-idealities, all switches should be dimensioned
such that their sizes are proportional to the current level switched. This will to a first order cancel the
switch induced imperfections.
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(b) Single source output, with RZ.
Figure 3.12: Intersymbol interference with and without using a RZ scheme.
3.4.3 Intersymbol Interference
Another effect of mismatches in the production of integrated circuits is non-equal rise- and fall-time
for the switching waveforms. Consider the exaggerated waveforms shown in fig. 3.12(a). Here, the
switching output for a single unit current source is shown for the input sequences: {0,1,0,1,1,0} and
{0,0,1,1,1,0} for x1(t) and x2(t) respectively. Associated with each transition, we have a resulting error
glitch resulting from the nonzero transition time. The unequal rise- and fall-time results in the glitch
energy for the positive and the negative transitions to be unequal. The error signals corresponding to
each of the input sequences are shown as g1(t) and g2(t) respectively.
In the case shown in fig. 3.12(a), both input sequences has the same mean value, i.e. 1/2. The error
signals however, have unequal mean values, i.e. m{g1(t)} = 2m{g1(t)}, where m{·} is the mean
value operator. This error effect is usually termed intersymbol interference. As the error signals are
in fact code-dependent, though the code inputs may have the same mean value, nonlinearity will arise
from this effect.
A countermeasure for this malady is to include a return-to-zero (RZ) scheme, which effectively
clamps the output to zero for some fraction of the clock period Tclk. In fig. 3.12(b), the RZ scheme
is utilized. Since we in this case always have the same number of positive and negative transitions for
equal average input sequences, the resulting glitch error signals are will have the same average value
as well as canceling the intersymbol interference. The price for including this scheme, is that some
fraction of the output signal energy, proportional to the RZ nulling phase, will be lost and can thus
deteriorate the resulting SNR.
3.5 Summary
In this chapter the basic functionality of the current steering DAC was presented. This architecture
combines power efficiency, scalability with the ability to obtain very high update rates. Two possible
implementations, binary and thermometer, were covered from which different pros and cons arise. In
the case of the binary architecture, high glitch sensitivity was seen, whereas for the thermometer DAC
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high complexity arises often leading to a design compromise in DACs, where segmentation is used such
that the upper part of the DAC is thermometer decoded and the lower LSBs are binary decoded. The
main challenge for this architecture is to obtain high resolution, for which numerous methods exist.
We reviewed a DAC design principle based on knowledge of the statistical errors present on-die, from
which different switching schemes for the individual current sources could be employed to combat the
mismatch errors. Another approach covered was the calibrated DAC principle where the upper MSBs
exceeding 9-10 bits, are subject to calibration against a reference to achieve the needed resolution.
Some of the major DAC non-idealities were covered and their impact on design decisions was
discussed. Different auxiliary techniques employing extra circuitry were introduced to counter some of
the covered non-idealities.

CHAPTER 4
OVERSAMPLED A/D CONVERSION
The A/D conversion of a signal implies sampling of the analog input signal, where the Nyquist
frequency is the minimum sampling frequency to avoid aliasing [13]. Oversampling is defined by
sampling the analog input signal at a higher rate than the Nyquist frequency. For a signal bandwidth
fb, the oversampling ratio (OSR) is defined by: OSR = fs2fb .
Over the last couple of decades, a class of A/D converters employing oversampling, known as
Σ∆-modulators, have become increasingly popular due to their relaxed requirements for analog error
sources [27]. The theory of these ADCs is the subject of this chapter. Besides from oversampling,
these ADCs also employ noise filtering of the quantization noise, effectively shifting the majority of the
quantization noise out of the signal bandwidth. By digital post-filtering of the out-of-band frequency
range, a high SQNR can be obtained, even for a very low number of bits in the quantizer.
A drawback of oversampling is that the signal band is limited to some fraction of the sampling fre-
quency. This drawback can be countered by increasing the number bits in the quantizer, hence lessening
the quantization noise, and enabling a lower sampling frequency for the same SQNR performance. In
this thesis however, only single-bit Σ∆-modulators will be considered.
The stability of especially higher order Σ∆-modulators has been under scrutiny since the emergence
of this type of ADC [28, 29]. To counter the potential instability of modulators of order higher than
two, cascaded architectures such as MASH [27] have been proposed. The MASH architecture employs
low order (N ≤ 2) Σ∆-modulators in cascade to achieve higher-order performance, and thus avoids the
stability issues of higher order modulators. We will in this chapter present a method for evaluating the
stability of higher order modulators, and use this for estimating the ADC performance. The modeling
framework used, was developed and presented in [30].
The metrics described in chapter 3, for specifying the performance of D/A converters, are also valid
in the case of ADCs. The description of Σ∆-modulators however, rely heavily on signal processing
concepts, as their performance is inherently linked to their frequency domain behavior. For this reason,
much of the presented material in this chapter will rely on signal processing theory.
4.1 The Σ∆-Modulator
Σ∆-modulators are besides from oversampling, characterized by a loopfilter which can be either con-
tinuous-time or discrete-time as illustrated in fig. 4.1. In the continuous-time case, the sampling in the
A/D conversion process takes places deep in the modulator loop, just prior to the quantizer. Whereas
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GDAC(s)
x(t) y(n) x(n) y(n)
(a) Continuous-time loopfilter
fs
H(s) H(z)
(b) Discrete-time loopfilter
fs
x(t) e(n)es(t)
Figure 4.1: Continuous- and discrete-time loopfilters in Σ∆-modulators.
the input signal for the discrete-time loopfilter, has already been sampled prior to entering the Σ∆-
modulator loop. In fig. 4.1, a feedback D/A converter (DAC) with transfer function GDAC(s) is shown.
This feedback DAC is strictly speaking also present in the discrete-time loop, it is however as we will
see in section 4.6, an important part of the overall loopfilter design in the continuous-time case whereas
it in the discrete modulator can be set equal to unity as it merely converts the quantized output to the
appropriate analog level which is however still discrete-time.
4.1.1 Basic Functionality
A linear model of the Σ∆-modulator employing a discrete-time loopfilter is shown in fig. 4.2.
x(n) y(n)
H(z) K
q(n)
e(n)
Figure 4.2: Σ∆-modulator linear model.
The quantizer is modeled by a gain block with an arbitrary gain K, and an additive noise source
q(n). The gain factor stems from the fact that the quantizer will truncate the signal to one of the
quantization levels and will hence have an input determined gain delimited: K ∈ ± [1;∞], where the
sign is the input signal the sign. In the case of a 1-bit quantizer, the quantizer becomes equal to the
signum function. The quantization noise power in a Nyquist rate data converter for a step size ∆, can
be shown to be [12]:
Pq =
∆2
12
(4.1)
An expression for the quantization noise power in oversampling converters is derived in section 4.3.2.
For demonstrating the basic functionality of Σ∆-modulator ADCs, the expression given in eq. (4.1)
suffices. A common assumption is that the quantization noise is white and hence has a constant fre-
quency independent magnitude [31]. For a sampling frequency fs, this noise power will consequently
have a power spectral density (PSD):
Sq(f) =
∆2
12fs
(4.2)
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Figure 4.3: STF and NTF for a low-pass loopfilter.
From the schematic in fig. 4.2, we see that the output signal of the modulator can be written as a sum
of two transfer functions. One for the signal input x(n), henceforth denoted the signal transfer function
(STF), and one for the quantization noise input, the noise transfer function (NTF):
Y (z) = STF (z)X(z) + NTF (z)Q(z) (4.3)
Using the fully linear model allows us define the two transfer functions independently as the rules of
superposition apply. From fig. 4.2, we have:
STF (z) = Y (z)X(z) =
KH(z)
1+KH(z)
NTF (z) = Y (z)Q(z) =
1
1+KH(z)
(4.4)
The equivalent transfer functions for the continuous-time modulator employing the linear quantizer
model are given by:
STF (s) = Ys(s)X(s) =
KH(s)
1+KGDAC(s)H(s)
NTF (s) = Ys(s)Q(s) =
1
1+KGDAC(s)H(s)
(4.5)
If we assume a high DC-gain, low-pass function of the loopfilter H(z) and H(s) respectively, we see
that for frequencies below the filter cut-off frequency fc, we can approximate the signal transfer function
with: STF ≈ 1, and the noise transfer function: NTF ≈ 0. If we assume a zero-order hold transfer
function for the DAC present in the continuous-time loopfilter, we see that the frequency sinc-response
does not alter the noise suppression at low frequencies, compared to the discrete-time case.
The two transfer functions are shown qualitatively in fig. 4.3 for a low-pass loopfilter function. As
the signal is heavily oversampled, the signal bandwidth fb, is much lower than the sampling frequency.
The resulting low-pass STF is matched by a corresponding high-pass NTF. The quantization noise
results in a noise floor which is shaped by the NTF, hence moving most of the noise out of the signal
band. The resulting inband quantization noise, can be found by integrating the remaining noise over the
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Figure 4.4: Switched-capacitor and switched-current DAC feedback current.
signal bandwidth:
Pq, inband =
∫ fb
0
Sq(f) |NTF (f)|2 df = ∆
2
12fs
∫ fb
0
|NTF (f)|2 df (4.6)
Assuming a single-bit quantizer where only the levels ±∆ exist, a maximum amplitude sinusoidal
signal without overloading the quantizer has it’s power given by: Ps = ∆2/2. The resulting maximum
SQNR is then:
SQNRmax = 10 log
(
Ps
Pq, inband
)
= 10 log
(
6fs∫ fb
0 |NTF (f)|2 df
)
(4.7)
The result given in eq. (4.7) tells us that a very high SQNR can be achieved even for a single-bit
quantizer as long as we choose a high sampling rate coupled with a steep quantization noise transfer
function. The steepness of the NTF can be chosen by increasing the loopfilter order.
4.1.2 Continuous-time vs. Discrete-time loopfilters
Several advantages can be gained from employing a continuous-time loopfilter over it’s discrete-time
equivalent. As the quantizer is located deep inside the continuous-time modulator loop, the preceding
loopfilter will act as an anti-alias (AA) filter. In the discrete-time case, no such implicit filtering takes
place prior to the sampling process, necessitating an explicit anti-aliasing filter to be implemented.
However, for the high OSRs which are common for Σ∆-modulators, the requirements for slope of the
AA-filter can be relaxed [32]. Nonetheless, if the signal being preprocessed has to retain a very high
quality (e.g. CD quality ∼ 16 bits) the design of an analog filter with sufficient dynamic range may
present a non-trivial task.
Whereas the AA-filtering issue presents a system-block level issue, the power consumption issue
is related to the implementation of the individual integrators present in the loopfilter. A widely used
approach to implement discrete-time Σ∆-modulators is the switched capacitor (SC) technique [33, 34],
where an OTA is used for driving the integrating capacitor. This type of integrator relies on transferring
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the signal charge in a short period as shown qualitatively in fig. 4.4 (curve DT). At the end of the clock
period, the settling error ε, will remain and should be below 1/2 LSB for the specified accuracy. If we
assume a first order model of the OTA, the settling time constant τ , is given by [35]:
τ =
1
2πGBW
(4.8)
For a resolution of B bits, the number of time-constants n, necessary for sufficient settling of the
integrator output, is found from:
n > (B + 1) ln (2) (4.9)
Hence for a given resolution of the discrete-time Σ∆-modulator, a required GBW can be found dictating
the necessary speed requirements, which determines the integrator power consumption. In continuous-
time Σ∆-modulators, the feedback waveform can be arbitrarily chosen limited only by circuit com-
plexity [36]. In fig. 4.4, the curve marked CT shows the simplest imaginable DAC feedback waveform;
a NRZ curve. The amount of feedback charge is unchanged, but as the current is delivered at a constant
amplitude, the speed requirements of the OTA delivering the current can be relaxed compared to those
of the corresponding SC integrator [37]. In [38], it is reported that the OTA GBW requirement for a CT
loopfilter can be lessened to 1/3 the GBW of the equivalent DT SC loopfilter. Here, OTA-C integrators
are considered with the OTA operating in class A in both cases.
Another issue for SC implementations is switch resistance. As technology scales downward, so
does the maximum supply voltage available. Lower supply voltages implies higher switch resistances
as the maximum achievable gate overdrive diminishes, cf. A.2.2. For the common NMOS-PMOS
transmission gate, this might result in an input voltage region where the transmission gate does not
conduct at all. A common approach to resolve this issue, is to employ clock voltage doublers for the
critical switches [34, 39]. This method to alleviate the effects of reduced supply voltage, will however
not be viable for deep-submicron technologies due to the limit posed by gate dielectric reliability [40].
In the recent years, a new variant of the switched capacitor technique has emerged, namely the
switched-opamp technique. Rather than relying on switch conductance, the output-stage of the OTA is
itself switched on-off, thereby avoiding the use of transmission gates at voltage critical nodes. Using
class AB OTAs, very low power consumption has been reported (≤ 40µW ) [41], while retaining high
dynamic range.
4.2 Continuous- and Discrete-time Loopfilter Equivalence
From fig. 4.1, it is seen that the Σ∆-modulator based on a continuous-time loopfilter, actually consti-
tutes a mixed discrete- and continuous-time system. The CT Σ∆-modulator loopfilter can be said to be
equivalent to the DT counterpart, if the loopfilters at the sampling instant produce the same input to the
quantizer, for the same modulator input x(t) [42]:
es(t)|t=nT = e(n) (4.10)
38 CHAPTER 4. OVERSAMPLED A/D CONVERSION
where T is the sampling clock period. This condition is fulfilled if the impulse response of the loopfilters
is the same at the sample instants:
Z−1 {H(z)} = L−1 {H(s)GDAC(s)}
∣∣
t=nT
(4.11)
where Z−1 {·} is the inverse Z transform and L−1 {·} is the inverse Laplace transform. With the above
conditions satisfied, the signal sampled by the quantizer will be identical in the CT and DT loopfilters.
Hence DT simulations will capture the CT loopfilter time response at the sample-time instants.
Mathematical theory allows us to obtain equivalent DT and CT models of the same system. With
regards to simulation time, this is a great improvement as DT simulations have a significantly lower
computational cost.
The necessary mathematical tools for performing the mapping between the two domains is derived
in appendix B. In the following, this equivalence will be utilized and thus results from discrete-time
filters will be presented since these can be directly related to the corresponding continuous-time filter.
4.3 Quantizer Modeling
In the following we will estimate the parameters which characterize the 1-bit quantizer. The linearized
gain factor will be estimated, the quantizer output variance and noise variance are deducted and a
noise amplification factor is introduced. The analysis will be performed for a digital Σ∆-modulator
configuration, since the theoretical framework presented is most easily explained in the discrete-time
domain as opposed to mixed discrete- continuous-time analysis. The results obtained however, are
also applicable to a CT Σ∆-modulator configuration, since we have from section 4.2 that equivalence
between the DT- and the CT Σ∆-modulator can be obtained.
4.3.1 The Linear Gain Factor
The quantizer constitutes a highly nonlinear element in the modulator. In fig. 4.2 this non-linearity is
modeled by a gain factor and an additive noise source. In [43] two linearized gain factors are proposed
under the assumption of a DC-input to the modulator. The two gains correspond to the gain of the DC-
component KDC, and the gain for the AC-component KAC, of the quantizer input signal respectively.
The gain factors are assigned in such a manner as to minimize the mean square error. Consider the
quantizer input signal of fig. 4.2 split into the two components:
e(n) = eDC(n) + eAC(n) (4.12)
where eAC(n) is assumed to be a zero mean stochastic signal. Let H(n) denote the nonlinear transfer
function of the quantizer. The output of the quantizer can thus be written:
y(n) = H [e(n)] = H [eDC(n) + eAC(n)] (4.13)
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For the modelling error ε(n), to be minimized in the mean square sense, we thus have that the error
variance σ2ε , should be minimized:
σ2ε = E
{
ε2(n)
}
= E
{
[y(n)−KDCeDC(n)−KACeAC(n)]2
}
(4.14)
Taking the partial derivatives with respect to each of the gain factors of eq. (4.14) and setting each of
those equal to zero we obtain:
∂σ2ε
∂KAC
= 2KACE
{
e2AC(n)
}− 2E {y(n)eAC(n)} = 0 (4.15)
∂σ2ε
∂KDC
= 2KDCE
{
e2DC(n)
}− 2E {y(n)eDC(n)} = 0 (4.16)
Solving eqs. (4.15,4.16) for the resulting gain factors we obtain the following definitions:
KAC 
E {y(n)eAC(n)}
σ2e
(4.17)
KDC 
my
me
(4.18)
where me = E {eDC(n)}, my = E {y(n)} and σ2e = E
{
e2AC(n)
}
. The last identity holds as we are
considering an AC-signal only system for the derivation of KAC. Consider fig. 4.2 for mean values
only, expressing the mean quantizer input me, in terms of the mean modulator input mx, gives us:
me =
H(z)
1 + H(z)KDC
mx (4.19)
As we are considering mean values only, there is no contribution from the quantization noise which is
modeled as zero mean. As the loopfilter has a very high DC-gain, ideally → ∞, we can simplify the
expression given in (4.19):
me ≈ mx
KDC
(4.20)
Inserting eq. (4.20) in the derived definition of KDC given in eq. (4.18), we find that my ≈ mx. This
restates the result given in the introduction to the basic operation of Σ∆-modulators, that the high DC-
gain of the loopfilter will ensure that the mean output value of the modulator will equal the mean value
of the input.
As stated earlier, a prerequisite of the models is that only DC-input is applied at the modulator input.
For the high OSRs typically employed for single-bit quantizer modulators, the input frequencies will
typically be low enough to honor this constraint. This constraint furthermore allows us to conclude that
all activity is due to quantization noise. Hence the AC gain factor applies only to quantization noise in
the loop.
4.3.2 Quantizer Output Variance
In the following, only the AC-gain factor of the quantizer will be considered and will be denoted ’K’.
The negative feedback employed in the loopfilter will seek to minimize the amount of quantization
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noise in the loop. As the linear model employed for the quantizer is derived under the constraint to
minimize mean square error, as much as possible of the output variance is accounted for by the model.
The AC output of the quantizer can thus be found as the amplified AC-component, and the added
quantization noise:
y(n)−my = K [e(n)−me] + q(n)
⇔ y(n) = my + K [e(n)−me] + q(n)
(4.21)
Calculating the quantizer output variance from eq. (4.21) we have:
σ2y = V {y(n)} = E
{
y2(n)
}− E2 {y(n)} (4.22)
= K2σ2e + σ
2
q (4.23)
where σ2e and σ2q are the quantizer input variance and the quantization noise variance respectively. For
the derivation of eq. 4.23, it was assumed that all signal components are orthogonal and that the noise
is zero mean. Alternatively, the output variance can be expressed:
σ2y = 1−my (4.24)
where the output power is equal to one as the only values the quantizer output can assume are ±1. As
we have seen earlier, the output mean value is given by the input mean: my ≈ mx. So the expression
given in eq. (4.24) shows us that indeed the output variance must be caused by the quantization noise.
Combining eq. (4.23), (4.24) and inserting the definition of the AC-gain factor derived in the previous
section, we can obtain an expression for the resulting quantization noise:
σ2q = 1−my −
E {y(n)e(n)}
σ2e
(4.25)
Hence, the resulting quantization noise is dependent on the quantizer AC-gain and the mean modulator
output. From the previous considerations, we have that my ≈ mx. In [43], the AC-gain factor has
been evaluated assuming that the quantizer input stream has a Gaussian PDF, resulting in the following
expression for the quantization noise variance:
σ2q = 1−mx −
2
π
exp
[
−2 (erf−1 (mx))2] (4.26)
where erf−1 is the inverse error function. For a uniform PDF the noise variance can be shown to be
[44]:
σ2q = 1−mx −
3
4
(
1−m2x
)2 (4.27)
The derived expressions are seen to be dependent only on the mean modulator input. The resulting
quantization noise variance is shown in fig. 4.5 for modulator inputs from zero to full scale. From the
figure, it is seen that the quantization noise goes to zero as the modulator input approaches unity. This
is due to the fact, that the only input levels a 1-bit quantizer can describe arbitrarily well are ±1. Hence
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Figure 4.5: Quantization noise power versus mean modulator input.
for the shown quantizer input PDFs, the quantization noise power is restricted to values in the interval:
σ2q ∈
[
0 ; 1− 2
π
]
(4.28)
It is seen that this quantization noise description varies significantly from the Nyquist rate expression.
Henceforth the above derived theory will be utilized.
4.3.3 Noise Amplification Factor
In the previous section, we saw that the quantizer output variance was due to quantization noise. An
important parameter when estimating the stability of Σ∆-modulators is the so-called noise amplification
factor A, proposed in [45]. The noise amplification factor is defined as the ratio between the quantizer’s
output variance, over the quantization noise variance, as a function of the linearized AC-gain factor:
A(K) 
σ2y
σ2q
(4.29)
Since the transfer function between q(n) and y(n) is known, i.e. NTF (f), the output variance could
also be expressed as the filtered quantization noise:
σ2y = σ
2
q
∫ fs/2
−fs/2
|NTF (f)|2 df (4.30)
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Figure 4.6: Example A(K)-curves obtained from a second and a third order loopfilter respectively.
Using the definition in eq. (4.29), the noise amplification factor can be expressed in terms of the noise
transfer function:
A(K) =
∫ fs/2
−fs/2
|NTF (f)|2 df (4.31)
=
n=∞∑
n=0
ntf2(n) = ‖ntf(n)‖22 (4.32)
To obtain 4.32, Parseval’s therorem for discrete-time signals has been used. The ‖·‖2 notation is the
2-norm.
For causality, H(z) contains one sample delay. This is also the case for CT-loopfilter as the sampler
is present in the loop. This ensures that the discrete-time impulse response of the noise transfer function
has the property: ntf(0) = 1. This implies that:
A(K) ≥ 1 (4.33)
In fig. 4.6, two example A(K) curves are depicted for a second order and a third order Butterworth
high-pass NTF, where the filter cutoff frequency is set to 1/10 of the sampling frequency.
The main difference between the two curves, is that the second order curve is monotonically in-
creasing, whereas the third order curve is ∪-convex and thus has a global minimum at K = 0. In
the following section, we will see that this convexity is crucial for stability assessment in higher order
Σ∆-modulators.
In [30] it is shown that three qualitatively different A(K) curves exist. All higher order modulators
(N ≥ 3) are shown to have ∪-convex A(K)-curves. The two other curve types are both monotonically
increasing and are distinguished by whether their global minimum is given by: A(0) = 1.
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4.4 Σ∆-Modulator Stability
It is a well known fact that Σ∆-modulators of orders higher than one, become unstable for inputs
exceeding some threshold value [46, 45, 47]. This threshold value will henceforth be denoted the
maximum stable amplitude (MSA).
Due to the strongly nonlinear quantizer being present in the modulator loop, the normal methods
relying on completely linear systems for predicting loopfilter stability are insufficient. In [30] an alter-
native method for predicting stability which employs the NTF impulse response has been developed.
Consider the ∪-convex curve shown for the third order loopfilter shown in fig. 4.6. As the quantizer
gain K, is based on long term statistical averaging, it can be assumed that the modulator will be working
in an equilibrium operating point. Due to the ∪-convexity of the A(K) curve, any equilibrium operating
point Aeq, can have two different K values assigned to it. Only the minimum noise amplification point
Amin, is seen to have a single gain Kmin, assigned to it. However, as we will see in the following, only
one of the two K values is stable.
K > Kmin: The slope around equilibrium is positive. If K is increased slightly, the noise amplification
is increased and more noise will result at the quantizer output, and hence in the modulator
loop. As the noise amplification factor is defined by quantizer output noise over input noise,
the increased loop noise will result in a reduction of K and therefore the system is forced
back into equilibrium. If K is decreased slightly, the noise amplification is decreased and
less noise will be present in the loop and hence result in an increase of K, which again
forces the system into equilibrium.
K < Kmin: The slope around equilibrium is negative. If K is decreased slightly, the noise amplifi-
cation is increased and more noise in the loop results. This further reduces K and hence
equilibrium escapes. An increased K results in an increased noise amplification, which
again raises K and equilibrium escapes.
So due to the small perturbations of the equilibrium, only the K-value relating to the positive slope of
A(K) yields a stable equilibrium. In the case of positive A(K) slope, a negative feedback effect forced
the equilibrium to remain, whereas a positive feedback effect caused the equilibrium to escape for a
negative A(K) slope. The other curve shown in fig. 4.6 is seen to be monotonically increasing, and any
equilibrium point on this curve will thus always remain stable.
The above discussed A(K) curves were produced by employing eq. (4.32), i.e. utilizing the NTF
impulse response. An analytical expression, dependent only on the modulator mean input, can be
obtained from the noise amplification factor definition coupled with the expressions given for the output
variance in eq. (4.24), and the quantization noise variance given in eq. (4.26):
A(mx) =
σ2y
σ2q
=
1−m2x
1−mx − 2π exp
[
−2 (erf−1 (mx))2
] (4.34)
where it has been used that mx ≈ my and a Gaussian PDF for the quantizer input has been assumed.
The resulting noise amplification curve is shown as the solid line in fig. 4.7. As was derived in section
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Figure 4.7: Noise amplification factor versus mean modulator input mx.
4.3.3, the minimum value of A(K) is 1. Solving (4.34) for the maximum value yields:
max {A(mx)} = A(0) = π
π − 2 ≈ 2.752 (4.35)
So under the Gaussian assumption, the noise amplification factor lies in the interval:
A(mx) ∈
[
1;
π
π − 2
]
(4.36)
The A(mx) curve shows that the noise amplification factor is inversely proportional to the modulator
input, i.e. the higher modulator input the lower noise amplification factor. Consider once more the
∪-convex curve given in fig. 4.6. If we have a stable equilibrium operating point located on the positive
slope of A(K), increasing the modulator input mx, will cause a decrease in A(mx), i.e. A(K). So
the operating point is pushed closer to the Amin point. If we keep increasing mx, the Amin point will
be passed and we will enter the part of the A(K) slope which has a negative slope and instability will
ensue. From these considerations, it follows that the MSA can be determined by solving for the mx, for
which the following equation is fulfilled:
A(Kmin) = A(mx) (4.37)
For the two curves given in fig. 4.6 we have Amin  2.5 and 1.25 for the third order- and the second
order loopfilter respectively. For each of these Amin values, the corresponding MSA can be found as
shown in fig. 4.7, giving us an approximate MSA of 0.31 and 0.92 for the example curves.
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4.5 Performance Prediction
Assuming that analog noise sources are negligible, the resolution of a Σ∆- modulator is given by the
SQNR. A simple formula for estimating the maximum SQNR for a digital interpolative Σ∆- modulator
is derived in appendix C, and replicated below:
SQNRmax = 10 log
(
3
2
(OSR)2N+1 · 2N + 1
π2N
)
(4.38)
This simple expression however, only gives a quick estimate of the performance which can be expected.
The resulting SQNR is typically too optimistic as a number of presumptions have been made:
• The formula presumes that the quantization noise power is given by: σ2q = ∆/12, as for Nyquist
rate ADCs.
• Furthermore, it presumes that the modulator is stable for full-scale inputs, i.e. MSA=1.
• The quantizer AC-gain K, is presumed equal to 1.
Variants of this formula is often encountered in the literature for quick performance estimation. In the
analysis done so far, we have seen that the above mentioned presumptions are not constants, but de-
pends on the chosen modulator order, feedback filter cut-off frequency and sampling frequency. These
parameters can be resolved, and hence the modulator performance predicted, if the working equilibrium
can be resolved. These issues are the subject of this section.
4.5.1 Equilibrium Estimation
The overall performance of the modulator in terms of SQNR, is determined by the amount of inband
noise and the MSA, i.e. the maximum input tone energy. In the previous sections, we have seen that
both these parameters are dependent on the working equilibrium of the quantizer. Hence obtaining an
estimate for the working equilibrium is important for prediction of overall modulator performance.
As was stated in section 4.4, the gain factor model assumes that the modulator will attempt to
operate with the least amount of quantization noise in the loopfilter, as long as the operating point
is located on the positive slope of the A(K) curve. This is also intuitively clear, since the overall
modulator constitutes a negative feedback system. At this point, it is convenient to introduce another
transfer function: The error transfer function (ETF), between the quantization noise source and the
quantizer input. From fig. 4.2 we have:
ETF (z) =
E(z)
Q(z)
= − H(z)
1 + KH(z)
(4.39)
The error transfer function can also be expressed in terms of the NTF:
ETF (z) =
NTF (z)− 1
K
(4.40)
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Figure 4.8: Noise amplification factor curves, from a third order loopfilter, for three different OSRs.
Estimated equilibrium working points are indicated.
which in the time domain gives us:
etf(n) =
ntf(n)− δ(n)
K
(4.41)
The intrinsic loop noise minimization thus prescribes that a quantizer gain K, should be found such that
etf(n) is minimized in a least squares sense, i.e. that a minimum of quantization noise is present at the
quantizer input. The squared two 2-norm of etf(n) can be found to be:
‖etf(n)‖22 =
‖ntf(n)‖22 − 1
K2
=
A(K)− 1
K2
(4.42)
which is seen to yield a result based on the quantizer gain dependent noise amplification factor A(K).
The resulting equilibrium gain Keq, is thus found from the K that minimizes eq. (4.42). Fig. 4.8 shows
three A(K) curves for a third order modulator with the estimated equilibrium operating points shown.
From the curves, it can be seen that for increasing OSR the modulator will become increasingly stable
as the minimum point of the A(K) curves move downward.
4.5.2 Equilibrium Performance
Once the equilibrium point has been established, the quantization noise power can be determined. From
the definition of the noise amplification factor we have A(K) = (1−mx) /σ2q. Hence for zero input at
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an equilibrium quantizer gain Keq, the total quantization noise power is:
σ2q =
1
A(Keq)
(4.43)
Once the equilibrium point has been established, the total inband noise power can be evaluated:
σ2b =
1
A(Keq)fs
∫ fb
0
∣∣∣∣ 11 + KeqH(ej2πf )
∣∣∣∣2 df (4.44)
Once the MSA is determined, the resulting maximum SQNR for a sinusoidal input signal at the MSA
level, is given by:
SQNRmax = 10 log
(
MSA2A(Keq)fs
2
∫ fb
0 |1/ [1 + KeqH(ej2πf )]|2 df
)
(4.45)
In fig. 4.9, the predicted MSA and SQNR for different OSRs, is shown for a third order Σ∆-modulator,
versus the relative NTF cutoff frequency fc/fb, where fb is the signal bandwidth. The NTF filter type
is a Butterworth high-pass.
From the curves we see that the SQNR increases with both the OSR and the NTF cutoff frequency.
As the OSR is increased, the MSA increases while the quantization noise floor is lowered hence giving
the higher SQNR. By increasing the NTF cutoff frequency, we choose to filter the quantization noise in
a more aggressive manner, i.e. we move more noise out of the baseband. The price paid is the adverse
effect on the MSA; as the cutoff frequency increases, the MSA decreases as seen from the figure.
The abrupt drop-off of the SQNR curves occur as the MSA approaches zero. From the figure, it
is seen that the maximum SQNR is obtained at a MSA of approximately 0.3. This rather low value
of the MSA is due to the fact that the noise suppression grows “faster” for increasing fc, than the
corresponding MSA decreases.
4.6 Loopfilter Design
The loopfilter H(z), of the modulator can be designed from the desired NTF. If the modulator is of the
type which has a low-pass STF and a high-pass NTF, it was found in section 4.1.1, that the feedback
filter should be a low-pass filter with a high DC-gain.
Once the DT loopfilter has been designed, the CT counterpart H(s), can be established using the
mathematical tools derived in appendix B.
4.6.1 Noise Transfer Function Prototype
In [45] a method for designing the Σ∆-modulator loopfilter from a NTF prototype is given. For a NTF
prototype given by NTF (z) = A(z)/B(z) and using eq. (4.4) we have:
NTF (z) =
1
1 + KH(z)
=
A(z)
B(z)
(4.46)
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Figure 4.9: SQNR and MSA in a a 3rd order Σ∆ ADC vs. fc for increasing OSR.
Rearranging (4.46) to express H(z) gives the following expression:
H(z) =
1
K
· B(z)−A(z)
A(z)
(4.47)
Due to the single bit quantizer, which effectively implements a signum function, the loopfilter is invari-
ant to scaling [30, 31] and the noise amplification factor K, can thus be set to unity:
H(z) =
B(z)−A(z)
A(z)
(4.48)
What this simplification states, is that the modulator is defined only by it’s poles and zeros and knowl-
edge of the AC-gain factor is not necessary for design.
So, by designing the prototype NTF of the modulator, the A(z) and B(z) polynomials can be
determined, and thus the feedback filter is defined. However, a scaling of these polynomials is necessary
in order to ensure that the feedback filter H(z) is not delay free. This is done by ensuring that A(z)
and B(z) have the same highest order z-term, so that these will cancel each other in the numerator of
H(z), hence ntf(0) = 1 as we prescribed in section 4.3.3.
4.6.2 Coefficient Mapping
Consider the CT Σ∆-modulator architecture of order N, shown in fig. 4.10, this architecture is known
as an interpolative modulator [48, 13] and is a typical choice for low-power Σ∆-modulator imple-
mentations, due to it’s relaxed analog requirements [49]. This architecture is also the choice for the
implemented Σ∆-modulator ADC presented in chapter 6.
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Figure 4.10: CT interpolative Σ∆-modulator of order N.
By inspection of the block diagram we can establish the transfer functions:
STF (s) =
K (ω0/s)
N
1 + K
[
cN (ω0/s)
N + cN−1 (ω0/s)N−1 + · · ·+ c1 (ω0/s)
]
GDAC(s)
(4.49)
NTF (s) =
1
1 + K
[
cN (ω0/s)
N + cN−1 (ω0/s)N−1 + · · ·+ c1 (ω0/s)
]
GDAC(s)
(4.50)
From the NTF definition given in eq. (4.5) we can establish that for an interpolative Σ∆-modulator of
order N, the loopfilter is given by:
H(s) =
N∑
n=1
cn
(ω0
s
)n
(4.51)
For a zero order hold feedback DAC, the z-transform of the combined feedback filter: Ĥ(s) = H(s) ·
GDAC(s), can be established by employing the mathematical tools derived in appendix B. Taking the
z-transform of each order of the combined feedback filter Ĥ(s), thus results in an expression of the
given form:
Ĥ(z) = Z
{
Ĥ(s)
}
=
N∑
n=1
cn (ω0T )
n
n!
Bn(z)
(1− z−1)n (4.52)
where Bn(z) is a polynomial in z of order n. By comparing the resulting coefficients for each order of
z in the z-transformed interpolative feedback filter Ĥ(z), with the coefficients resulting from the digital
feedback filter derived from the NTF prototype H(z), N linear equations result. These can be resolved
using standard methods. Let dn denote the coefficient for z of order n, in H(z). The resulting mapping
functions for obtaining the CT Σ∆-modulator feedback coefficients from the digital NTF prototype for
modulators of orders two through four is given in the table 4.1.
4.7 CT Σ∆-Modulator Non-Idealities
Analog mismatches in the implementation of Σ∆-modulators will cause the performance to deviate.
Some of these mismatches can be viewed as errors from a system viewpoint. The subject of this section
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N Coefficient mapping functions
2 c1 = 12
(
fs
ω0
)
(d2 − d1), c2 =
(
fs
ω0
)2∑2
n=1 dn
3 c1 = 16
(
fs
ω0
)
(2d1 − d2 + 2d3), c2 =
(
fs
ω0
)2
(−d1 + d3), c3 =
(
fs
ω0
)2∑3
n=1 dn
4 c1 = 112
(
fs
ω0
)
(−4d1 + d2 − d3 + 4d4), c2 = 112
(
fs
ω0
)2
(11d1 − d2 − d3 + 11d4)
c3 = 12
(
fs
ω0
)3
(−3d1 − d2 + d3 + 3d4), c4 =
(
fs
ω0
)4∑4
n=1 dn
Table 4.1: Coefficient mapping functions from discrete-time Σ∆-modulators to continuous-time.
is to discuss some of these errors and their performance impact.
4.7.1 Clock Jitter
In a sampling process, the exact sampling instant will be subject to stochastic perturbations due to
clock generator imperfections. Let ∆t(n) denote the sampling instant time offset for sample n. The nth
sampling instant s(n), is then given by:
s(n) = nT +∆t(n) (4.53)
where T is the sample clock period. This sampling instant uncertainty is termed clock jitter. For a
NRZ, DAC feedback waveform, the jitter will affect the amount of charge which is fed back, as shown
in fig. 4.11, for a current feedback waveform.
T ∆t
IDAC(t)
IREF
-IREF
t
∆Q
Figure 4.11: Clock jitter effect for a NRZ current feedback DAC.
For a modulator output sequence y(n), the jitter induced error can be modeled as an error sequence
given by [30]:
eNRZ(n) = [y(n)− y(n− 1)] ∆t
T
(4.54)
If we assume the jitter to have a white noise characteristic, i.e. wideband and uncorrelated with the
output bit-stream difference sequence, the error sequence variance can be found:
σ2e = σ
2
∆y
σ2j
T 2
(4.55)
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where σ2∆y is the variance of y(n) − y(n − 1) and σ2j is the variance ∆t. Consider a sinusoid input
signal with magnitude A, applied to a modulator running at some oversampling ratio OSR. If we ignore
all other noise sources, the jitter limited SNR can be found [30]:
SNRNRZ = 10 log
(
OSR ·A2
2σ2∆y (σj/T )
2
)
(4.56)
The modulator output difference variance σ2∆y, can be estimated by simulation, where-after the accept-
able upper limit of the clock jitter can be calculated. Very good correspondence between simulation
and eq. (4.56) is demonstrated in [50], verifying the validity of the formula.
4.7.2 Intersymbol Interference
If the DAC output waveform has unequal rise- and falltimes, the ADC will experience intersymbol
interference. I.e. as explained in section 3.4.3: The amount of charge present in two pulsestreams will
differ, though the average value of the two pulsestreams is the same. When a pulsestream which suffers
from memory effects is used as feedback from the DAC, harmonic distortion can arise as the feedback
charge is signal dependent.
To determine the effect of intersymbol interference analytically, prediction of the Σ∆ ADC output
symbol density would be necessary, which may prove an intractable task for higher order loopfilters. In
[51], the output symbol densities are estimated for first- and second order loops.
A possible solution, as previously discussed, is to employ a RZ scheme for the feedback pulse.
This has the adverse effect though, that the jitter sensitivity increases as the number of transitions in the
feedback stream effectively doubles.
4.7.3 Integrator Leakage
As infinite gain in the integrators is not attainable, perfect noise suppression at DC can not be obtained.
The finite gain in effect pushes the zeros of the NTF transfer function from DC toward higher frequency.
The integrator transfer function (ITF) can be augmented by a parasitic zero to model this effect:
ITF(s) =
ω0
s + ωp
(4.57)
An example of the effect on the NTF, is in fig. 4.12. Here a third order Butterworth NTF with a cutoff
frequency of 100 kHz, is exposed to ITF zero frequencies from 1 Hz to 1 kHz, clearly showing the
deteriorated noise suppression capability. As the effect of this non-ideality is that quantization noise
will ’leak’ into the signal band, this is termed integrator leakage. The DC-gain of the integrator is
related to the zero frequency by:
ADC =
f0
fp
(4.58)
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If we limit our discussion to Butterworth type NTFs, then for signal band frequencies, an Nth order
NTF can be approximated by a differentiator of order N:
NTFideal(s) =
(
s
ω0
)N
, ω  ω0 (4.59)
In the following, the integrator unity-gain frequency f0, will be related to the sampling frequency by a
ratio α, such that f0 = αfs. The double-sided inband noise can then be found by integrating the NTF
over the signal band, which can be shown to be:
σ2b,ideal =
σ2q
fs
∫ ωb
−ωb
|NTFideal(ω)|2N dω =
σ2q
fs
∫ fb
−fb
∣∣∣∣ ff0
∣∣∣∣2N df
=
σ2q
(2N + 1)α2NOSR2N+1
(4.60)
Similarly, an NTF approximation for the NTF employing the leaky integrator is given by:
NTFleak(s) =
(
s + ωp
ω0
)N
, ω  ω0 (4.61)
Resolving the double-sided inband noise for the leaky NTF, we find:
σ2b,leak =
σ2q
fs
∫ ωb
−ωb
|NTFleak(ω)|2N dω =
σ2q
fs
∫ fb
−fb
∣∣∣∣∣f2 + f2pf20
∣∣∣∣∣
N
df
=
σ2q
α2NOSR2N+1
[(
fp
2fb
)2N
+
N∑
n=1
N (N − 1) . . . (N − n + 1)
(2n + 1)n!
(
fp
2fb
)2(N−n)]
(4.62)
By dividing eq. (4.62) by eq. (4.60), an expression for the resulting excess quantization noise can be
found:
σ2b,leak
σ2b,ideal
= 1 + (2N + 1)
[(
fp
2fb
)2N
+
N−1∑
n=1
N (N − 1) . . . (N − n + 1)
(2n + 1)n!
(
fp
2fb
)2(N−n)]
(4.63)
For a given loopfilter order, the required DC gain of the integrator can be found for a desired maximum
inband excess noise. As an example case, let’s consider a third order loopfilter. Using eq. (4.63), we
find the noise ratio:
σ2b,leak
σ2b,ideal
= 1 + 7
[(
fp
2fb
)6
+
(
fp
2fb
)4
+
3
5
(
fp
2fb
)2]
(4.64)
Eq. (4.64) is most easily solved by graphical or numerical methods. If we require that the excess noise
should be less than 3 dB, the following requirement results:
fp
2fb
≤ 0.36 (4.65)
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Figure 4.12: Third order Butterworth NTF with displaced integrator zeros.
This result can be related to the integrator DC gain, by isolating fp in eq. (4.58) and inserting in the
above expression. Thus we get:
ADC ≥ α0.36 ·OSR (4.66)
where we have used: f0 = αfs. Expressions similar to eq. (4.66) can be derived for any given order
of Butterworth NTF and gives a simple rule-of-thumb for the integrator design. A similar expression is
derived in [52] for discrete-time Σ∆-modulators.
4.7.4 Integrator Gain Error
Due to analog mismatches in an implementation of a Σ∆-modulator, the integrator unity-gain frequency
ω0, will be subject to perturbations. This is termed integrator gain error. If we assume that the errors
will affect all integrators in a similar manner, all unity-gain frequencies will shift by the same amount
∆ω, such that the shifted integrator transfer function is given by:
ITF(s) =
ω0 +∆ω
s
(4.67)
From eq. (4.50), we see that the integrator gain error will manifest itself as a shift in the Σ∆-modulator
NTF cutoff frequency. The effect of such a shift is most easily shown by an example. Consider the
MSA and SQNR curves for a third order loopfilter at two different OSRs, given in fig. 4.13. For both
curves, an initial cutoff frequency is chosen such that the resulting SQNR is close to maximum, but
somewhat below the frequency where the SQNR slopes downward. On the figure, a cutoff frequency
variation ∆ω1 and ∆ω2, of +/-20 % is shown from the initial cutoff frequency. It is seen that the impact
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Figure 4.13: Gain error effect on SQNR and MSA for a third order loopfilter.
on the resulting SQNR for both curves is minimal. The SQNR variation is in both cases found to be less
than 4 dB. However for the MSA, a significant variation ∆MSA = 0.38, is observed over this range.
Though the SQNR variation is seen to be minimal, the large MSA variation implies that the appli-
cable signal energy may be much lower than the initial design was specified for. This further implies
a higher power consumption in the analog implementation, in order retain sufficient dynamic range
for the degraded input range. These considerations suggest that trimming capability of the NTF cutoff
frequency should be considered for a given implementation, if large integrator gain errors are expected.
4.8 Summary
The subject of this chapter was the theoretical background necessary for the design of Σ∆-modulators.
The basic functionality of the Σ∆-modulator was discussed and two types of loopfilters were presented:
CT and DT loopfilters. Some drawbacks and advantages were discussed for the two filter types, and
one advantage pointed out for CT loopfilters is the potentially lower power consumption compared to
equivalent DT loopfilters.
Equivalence between the two loopfilter types for a given order was demonstrated. By mathematical
theory, a set of mapping functions can be obtained which allows the transformation of a CT loopfilter
to it’s DT counterpart. This proves to be very useful as the wealth of knowledge on the design and
modeling of DT systems can be used for CT systems as well. Moreover, the mapping allows fast
simulation by employing the DT equivalent of a CT loopfilter.
The modeling framework for Σ∆-modulators is presented. The presented modeling demonstrates
that oversampling converters vary significantly from Nyquist rate converters, and properties such as
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quantization noise power and maximum input amplitude are closely linked to the choice of design
parameters.
Some of the non-idealities which affect the performance of CT Σ∆-modulators are presented. High
sensitivity toward clock jitter and intersymbol interference is to be expected for a NRZ feedback wave-
form. The intersymbol interference error can be canceled if an RZ waveform is used, however at the
price of increased jitter sensitivity. By analysis, a rule of thumb was found for the minimum integra-
tor gain required for a maximum performance degradation. Finally, integrator gain error was seen to
heavily modulate the MSA, however without significantly degrading overall performance.

Part II
Applications
57

CHAPTER 5
INSTRUMENTATION AMPLIFIERS
Amplifiers used for specific measurement purposes are commonly termed instrumentation ampli-
fiers. Instrumentation amplifiers are characterized by having a controlled gain whereas OTAs are usually
designed to have gain which is above some minimum value. Standard OTAs can be used for construct-
ing instrumentation amplifiers, where an example is the classical three OTA instrumentation amplifier
[53]. This topology uses two OTAs for voltage buffers enabling high input impedance of the overall
amplifier. The third OTA comprises a second stage for signal amplification with the gain controlled by
resistor ratios.
Such a solution is potentially quite power hungry if the input signals have a small magnitude,
which is typically the case for many sensors. The power consumption of an input amplifier is typically
determined by the necessary noise suppression, yielding poor power efficiency for a three OTA design.
In this chapter, two high gain CMOS instrumentation amplifiers suitable nerve cuff recorded signals are
presented. To achieve the high gain, two amplifying stages are used in both designs. Each stage has a
differential input enabling very high input impedance and the gain is controlled by loading.
As CMOS is the employed technology, several challenges arise. A CMOS differential input pair
will typically have input-referred offset voltages in the range of several millivolts, which necessitates
some scheme for offset compensation as saturation of the amplifier would otherwise result. CMOS
circuits are often plagued by low frequency 1/f-noise. For low frequency sensor output, this noise type
may well dominate overall noise performance of the amplifier.
The first amplifier presented solves the 1/f noise problem simply by MOST sizing as 1/f noise is
inversely proportional to size. The second amplifier uses the chopper modulation technique for 1/f noise
reduction.
The thermal noise level is regulated by the bias current. The intrinsic noise level of the cuff electrode
is determined by the cuff resistance, which is reported to be in the range of 1 kΩ to 20 kΩ [54]. A com-
promise value of 5 kΩ is chosen as a design parameter, indicating a thermal noise level of 9 nV/
√
Hz.
The input referred noise of the amplifiers should thus remain below this level.
As the nerve signal bandwidth is approximately 400 Hz - 4 kHz, the amplifier should have a band-
width of at least 4 kHz. Adding some margin, the amplifiers were designed for a 10 kHz bandwidth.
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A1=100 A2=100
Vin Vout
Figure 5.1: Amplifier block diagram.
5.1 Nerve Signal Amplifier V1
The desirable high gain needed for the instrumentation amplifier can be difficult to obtain in a controlled
manner for a single stage. Instead a two-stage configuration for the overall amplifier is employed as
shown in fig. 5.1, where each gain stage is configured to have a gain of 100, thus yielding an overall
gain of 80 dB. The same gain circuit is employed for each gain stage in fig. 5.1.
5.1.1 Gain Stage Principle of Operation
In fig. 5.2(a), a schematic is shown of the gain stage employed in this instrumentation amplifier. The
figure only shows the principle MOSTs for clarifying the gain stage operation. All current sources are
implemented as high output impedance cascoded current sources. The input pair MOSTs M1a and M1b
are biased in saturation whereas M2 is biased in the linear triode region controlling the gain as load.
M3 is used for generating a correct gate bias for the M2 MOST.
Vin M1
VDD
VSS
M2
VB1
VB2
Vin M6
M5
in2
vn2
vn1
vn5
vn6
2IB
IB IBIB/k
Vin+ Vin-
Vout
M1a M1b
VDD
VSS
M2M3
(a) Principle of operation. (b) Noise analysis half-circuit.
Figure 5.2: Gain stage principle circuit schematic and half circuit for noise analysis.
The gain of stage can be shown to be given by:
AV = − gm12gds2 (5.1)
Depending on the inversion level of the channel, the transconductance and the channel conductance will
vary, however if the inversion level of all MOSTs is the same, the gain will remain unaffected by the
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level of inversion. Consider the resulting gain expressions for the weak- and strong inversion regions
respectively:
Weak inversion: From section A.2.2, we have the respective transconductance and conductance for a
MOST in weak inversion:
gm = 2K ′ (W/L)VTe
VG−Vth0−nVS
VT (5.2)
gds = 2nK ′ (W/L)VTe
VG−Vth−nVS
nVT (5.3)
Inserting these small-signal expressions into eq. (5.1), we have for the resulting gain expression
for weak inversion operation:
AV,WI = − 2K
′ (W/L)1 e
VG1−Vth1−nVS1
VT
4nK ′ (W/L)2 e
VG2−Vth2−nVS2
nVT
(5.4)
Strong inversion: Equivalently, the small-signal parameters for strong inversion operation are:
gm =
K ′
n
W
L
(VG − Vth0 − nVS) (5.5)
gds = K ′ (W/L) (VG − Vth0 − nVS) (5.6)
Which results in the following gain expression for the gain stage operating in strong inversion:
AV,SI = −
K′P
n (W/L)1 (VG − Vth0 − nVS)
K ′P (W/L)2 (VG − Vth0 − nVS)
(5.7)
If both the differential input pair and the load have the same gate to source voltage and no bulk effect
has modified the threshold voltage, the above gain expressions can both be simplified to a single unified
expression:
AV = AV,WI = AV,SI = − (W/L)12n (W/L)2
(5.8)
Except for the slope factor n, the above expression is solely dependent on transistor dimensions. The
slope factor can be regarded as a technology constant [55], but can be shown to ultimately depend on
the level of doping in the semiconductor. Consequently once n is determined, the gain is well defined
for the proposed gain stage. In the proposed two-stage instrumentation amplifier, the gain is chosen to
100 in each stage.
In order to ensure that indeed both the load MOST and the input pair have the same inversion
level, these are laid out in a common-centroid fashion where a unit-sized finger is used throughout in
multiples for determining the gain scaling. The same unit finger is used for realizing M3 such that
for a scaling of M3 dimensions: (W/L)3 = 1/k (W/L)1, accompanied by an equivalent bias current
scaling: ID3 = 1/k · ID1 the same inversion level is assured for M3 and M1 and thus also for M1 and
M2 as the gate of M3 is used for biasing M2. Thereby fulfilling the bias requirements necessary for
eq. (5.8) being valid.
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5.1.2 Noise Analysis
A half-circuit depicting the gain stage noise sources is shown in fig. 5.2(b). Here, the principal current
source MOSTs and their corresponding noise sources are shown. Cascodes are not shown as their noise
contribution is negligible [56]. For all MOSTs, except M2, both their thermal and 1/f-noise components
are referred to the gate.
The noise source associated with the current source MOST M6, can be omitted from our calcula-
tions as the noise stemming from this source will couple to the outputs as a common-mode signal and
will thus not be seen at the differential output.
The 1/f-noise component of the load MOST M2, is referred to the gate. As there is no drain bias
current flowing in M2, the M2 transconductance gm2, is equal to zero and the 1/f-noise will do little
more than modulate the M2 channel conductance gds2, slightly. Hence the 1/f-noise for M2 can be
ignored. The remaining noise sources give rise to the following expression for the total output noise
power:
v2no,tot(f) = v
2
n1(f)
(
gm1
gds2
)2
+ v2n5(f)
(
gm5
gds2
)2
+
(
in2(f)
gds2
)2
(5.9)
where it has been used that all noise sources are considered uncorrelated. For comparison with the
amplifier input noise source, the total output noise is referred to the amplifier input, i.e. eq. (5.9) is
divided by the M1 power gain (gm1/gds2)2:
v2ni,tot(f) = v
2
n1(f) + v
2
n5(f)
(
gm5
gm1
)2
+
(
in2(f)
gm1
)2
(5.10)
If we require that the main noise contributor should be M1, all other noise sources should be negligible
compared the M1 inherent noise. Thus this requirement implies:
v2n1(f) v2n5(f)
(
gm5
gm1
)2
+
(
in2(f)
gm1
)2
(5.11)
From section A.3, we have that the noise of a MOST in saturation can be written:
v2n(f) =
c4kT
gm︸ ︷︷ ︸ +
K ′F
WLCoxf︸ ︷︷ ︸
Thermal 1/f
(5.12)
Consider first the thermal noise. A MOST biased in triode has it’s thermal noise given by the resistive
channel:
i2n(f) = 4kTgds (5.13)
Combining eq. (5.11-5.13), we find that:
gm1  gm5 + gds2/c (5.14)
The second term of 5.14 is easily fulfilled as the ratio between gm1 and gds2 is recognized as the
amplifier gain and since the inversion level dependent factor c, is approximately equal to one. The
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Figure 5.3: Amplifier first stage schematic.
first term suggests the relative dimensioning between M1 and M5 since they both carry the same drain
current ID: The gm/ID-ratio, i.e. the layout aspect ratio, of M1 should be maximized and minimized
for M5.
For the 1/f-noise, inserting the 1/f-noise expression in the inequality eq. (5.11), gives us the follow-
ing relationship between M1 and M5 areas:
(WL)5
(WL)1
 K
′
F,N
K ′F,P
(
gm5
gm1
)2
(5.15)
This inequality is more difficult to fulfil though the M1 transconductance gm1, is maximized relative to
gm5. The technology dependent 1/f-noise constant K ′F, it typically a factor ten lower in PMOSTs than
in their NMOST counterparts. A maximized gm1, also implies a large M1 area which then requires an
equivalently large M5 area if eq. (5.15) is to be honored.
5.1.3 First Stage
A schematic of the implemented amplifier first stage is shown in fig. 5.3, though omitting cascode
MOSTs for simplicity. Some additional circuitry is shown here which will be explained later. As the
first stage receives the weak nerve signal directly from the cuff electrode, minimal noise is crucial for
this stage. As the transconductance of a MOST is maximized in weak inversion, this operating mode is
employed for the M1 input pair. For a given cuff electrode resistance Rcuﬀ , we thus get the necessary
drain current for the input pair to achieve a thermal noise floor below that of the cuff resistance:
ID1 >
2n2VT
Rcuﬀ
(5.16)
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In our case, a total bias current for the stage input pair of 76µA was chosen for a cuff resistance of
approx. 5 kΩ.
A prerequisite of eq. (5.16), is that the M1 pair operates in weak inversion. This is ensured by
setting their aspect ratio such that the inversion coefficient (IC), fulfills: IC < 0.1 (see appendix 1).
For the rather large bias current, an aspect ratio of 7200µm/1µm was found to be necessary in order
to ensure that the M1 pair is operating in deep subthreshold.
M4 and M5 are multiples of the same unit MOST. To minimize the M4 and M5 MOSTs noise
contribution, they are biased in strong inversion to lower their transconductance compared to gm1. To
bring the 1/f-noise contribution of M4 and M5 approximately on par with the M1 contribution, the total
aspect ratio of M4 and M5 was set to 152µm/6µm.
5.1.3.1 Common-Mode Feedback
As the gain stage is fully differential, a common-mode feedback (CMFB) circuit is necessary to stabilize
the operating point. Furthermore, as the M3 bias MOST has it’s source clamped to ground, so does the
amplifier output need to have a common-mode voltage equal to gnd, in order to bias the M2 load MOST
correctly.
Since the output magnitude of the signal is very small (±1mV), the common-mode signal (CMS)
can be readily extracted by splitting the load M2, into two MOSTs hence giving the CMS in the “mid-
dle” of the load. The CMFB circuit shown in fig. 5.3 is simply a differential pair which compares
the CMS to gnd and controls the current source M6 in order to regulate the amplifier output common
voltage to gnd.
5.1.3.2 Offset Compensation
Though the input pair MOSTs are quite large, the inherent offset in the pair still has a worst case
statistical value of approx. ∆vth1 = 1mV. For a gain of 100, this would result in an output referred
offset of 100 mV bringing the load MOST out of weak inversion and thus disrupting the amplifier
operation.
This points to the necessity of implementing an offset compensation scheme. Typically, the well-
known auto-zero technique [9] is used for offset-compensation. This technique suffers from downfold-
ing of wideband thermal noise though and is thus deemed unsuitable for our needs as minimization of
thermal noise is critical to our application.
A block diagram of the employed offset compensation circuit (OCC) is shown in fig. 5.3. Here, the
differential output voltage is amplified and passed through a low-pass filter, the output of which is used
for controlling the M4 current source MOSTs thus canceling the offset in a current-steering manner.
For an input pair offset ∆vth1, the error current in the input pair is:
∆ierr = gm1∆vth1 =
ID
nVT
∆vth1 (5.17)
The current of each branch in the input pair is partitioned between M4 and M5. Let α denote the
partitioning ratio and ∆vos the small signal output voltage of the OCC. The resulting current steered by
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the OCC is then given by:
∆icorr = gm4∆vos =
2αID
Veﬀ4
∆vos (5.18)
Requiring that the OCC should be well capable of nulling any offset induced error current we find that:
α >
nVeﬀ4
2VT
∆vth1
∆vos
(5.19)
The partitioning ratio is determined by the worst-case estimate of the input pair offset, i.e. 3σ{∆vth1}
and the allowable OCC output swing ∆vos. The maximum OCC output swing is in practice some
fraction of Veﬀ4, as the internal OCC devices generating ∆vos are scaled replicas of the M4 pair to
ensure good matching. Allowing a good margin for the offset error, the partitioning ratio α, was in our
case set to 13%.
The speed of the OCC should be sufficiently low not to filter out part of the signal band, i.e. the
OCC bandwidth should remain below 400 Hz.
The realized OCC is shown in fig. 5.4. The differential output of the main amplifier is sensed
through the OCC M1 input pair. The resulting small signal current is divided by a factor of ten before
being integrated on the CLP capacitor. The resulting control voltage on the integrating capacitor is
converted to a fully differential control signal through the M5 pair which is diode-loaded by the M6
pair. The M6 MOSTs are scaled replicas of the steered M4 current sources of fig. 5.3 for good matching.
The bandwidth of the OCC is given by the input pair downscaled transconductance to the integrating
capacitor:
f3dB =
1
10
· gm1
2πCLP
(5.20)
A bias current of 1µA, was used in each branch of the input pair and an integrating capacitor of 1 nF
to give a 3dB frequency of 100 Hz.
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Figure 5.5: Amplifier second stage schematic.
5.1.4 Second Stage
The second amplifier stage is shown in fig. 5.5. As the input signal to the second stage has been
preamplified by a factor 100 by the first stage, the noise performance requirements of this stage can be
significantly relaxed indicating reduced biasing currents. The gain of the second stage is chosen to 100,
thus the peak-peak output voltage of the second stage will attain values of ±100mV, indicating that
weak inversion operation is not applicable here. Instead, all devices are biased in the strong inversion
region with an effective voltage sufficient for handling the output swing.
The biasing current is rather determined by the bandwidth requirements of the stage. However, a
PMOST input pair is still appropriate due to their superior 1/f-noise performance. For a 3dB bandwidth
of 10 kHz, the input pair bias current was set to 2.5µA in each branch.
5.1.5 Measurements
The amplifier was implemented in a standard single-poly, 3-metal, N-well 0.5µm CMOS process. A
microphotograph of the implemented chip is shown in fig. 5.6. Unfortunately, the chip was covered
with metal 3 dummy filler blocks deteriorating the chip photo considerably. Two versions of each of
the amplifying stages were implemented and are contained in the top half of the chip.
The bottom half of the chip contains an RF transceiver unit for a distributed transducer system
applicable for implantable systems and is described in [5]. To be noticed is the square block in the
lower right corner of the chip containing the designers initials. This block is actually two 1 nF capacitors
implemented as poly-substrate capacitors.
Frequency response: An example frequency response curve of the two-stage amplifier is shown in
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Figure 5.6: Test chip microphotograph.
fig. 5.7(a). The lower and upper 3-dB frequencies of the amplifier are seen to be approximately:
f3dB,lower = 100Hz (5.21)
f3dB,upper = 10 kHz (5.22)
Some gain variation was seen over the set of 10 test chips, but remained within a +/- 10 % margin
of the nominal gain of 80 dB. The main cause of this variation is thought to be due to the fact that
the amplifier gain is sensitive to any shift in the common-mode voltage. I.e. shifting the common-
mode voltage will cause a deviation in the M2 drain conductance gds, and hence modulate the
gain. So if the CMFB circuit has some offset associated to it, this will alter the gain accordingly.
Harmonic distortion: Fig. 5.7(b) illustrates the measured output spectrum for a full amplitude input
sinusoid at 1 kHz. The spectrum has been normalized to the maximum output signal level, which
for a maximum nominal input of 20µVpp, is 200mVpp. The odd order harmonics are seen to
dominate the spectrum as the amplifier is fully differential. The utilized linearized load MOST
operating in triode combined with a traditional differential input pair does not provide a high
THD, which on average was measured to be 2.2 % for the set of test chips.
PSRR and CMRR: The CMRR and the PSRR were measured respectively by applying a 100 mV
input tone as a common-mode signal and by AC-coupling the signal to the positive supply. The
resulting measured rejection ratios are depicted in fig. 5.8(a). We see that for input frequencies
below 100 kHz, the PSRR is above 84 dB, whereas the CMRR remains above 87 dB.
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Noise: The measured output noise spectral density is shown in fig. 5.8(b). For lower frequencies, the
noise spectrum is clearly dominated by 1/f-noise. If we define the noise corner to be the 3dB
point, an equivalent noise corner of 800 Hz is observed from the spectrum. So even though
very large input MOSTs were utilized in the layout (7200µm/1µm), 1/f-noise still dominate the
noise performance at frequencies below 800 Hz. The ripple and steep declining slope observed
at the end of the spectrum is due to an inserted Chebychev filter at the amplifier output. The
average output noise floor over the signal bandwidth is 50µV/
√
Hz, equivalent to an amplifier
input referred noise of 5 nV/
√
Hz.
Offset performance: The offset compensation scheme by current steering was tested by applying a
differential offset voltage to the amplifier input. The resulting amplifier stage 1 output voltages
vO+ and vO−, are shown versus the applied offset voltage in fig. 5.9. It is seen that offsets with
a magnitude smaller than 3.5 mV are canceled by the scheme. Alongside the measured output
voltages, the simulated steered biasing currents for each branch of the input differential pair is
shown illustrating the current partitioning in each branch. Some residual offset will remain due
to offsets in the offset regulating loop. For the set of test chips, this residual offset was observed
to be less than 4 mV at the output of stage 1, indicating a stage 1 input offset smaller than 40µV.
Power consumption: An average amplifier bias current of 91.5µA was measured at a nominal supply
voltage of 3 V, thus the circuit consumes  275µW of power. The employed output buffer
amplifiers were not included in this power measurements. Bias circuitry was also exempt from
this measurement as large biasing currents were employed in order not to face measurement
problems due to weak current levels in the bias circuitry. This implies that a slightly higher
power consumption should be expected when a dedicated bias circuit is included in the design.
Slew rate (SR): In case of overloading the amplifier input, the output signal will be dominated by
slewing. The amplifier slew rate was measured by applying a square wave signal with an am-
plitude of 400mVpp. The observed slew rate was 500V/ms, ensuring fast recovery from an
overload condition of the amplifier input.
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Figure 5.7: Frequency response and harmonic distortion of the two-stage neural signal amplifier.
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Figure 5.9: Offset cancellation by current steering.
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Supply Voltage 3V
Power Consumption 275µW
THD(@ f=1 kHz) 2.2%
Typical Input Offset (Stage 1) < 40µV
CMRR > 87 dB, f < 100 kHz
PSRR > 84 dB, f < 100 kHz
Gain 10000± 10%
Equivalent input referred noise 5 nV/
√
Hz
Slew rate 500V/ms
Table 5.1: Measured amplifier V1 performance.
5.1.6 Nerve Amplifier V1 Summary
A summary of the measured amplifier performance is given in table 5.1.
The implemented amplifier is seen to have a performance which is within the boundaries set forth
for an implantable amplifier. However several pros and cons are identifiable in this particular amplifier
implementation:
Advantages
• Each of the amplification stages employ an extremely simple architecture employing very few
transistors indicating a low noise contribution from the circuit.
• Very high power efficiency due to the simple architecture.
• The circuit is realizable using only MOSTs, i.e. no extra masks are needed for special layers e.g.
resistors etc.
Drawbacks
• A dual supply is needed as the circuit employs ground connection for biasing. As current needs
to be drawn from the ground pin, some active circuitry would be needed to realize this supply as
the inductive power supply intrinsically only provides a single supply.
• Very large capacitors are needed for stabilizing the OCC.
• Very large input MOSTs are employed for the weak inversion operation of the first stage input
pair however the 1/f-noise still dominates at the lower inband frequencies.
• The output offset of the first stage of the amplifier is large enough to warrant either an AC-
coupling scheme between the stages or some OCC for the second stage as well. This implies
either realization of on-chip floating capacitors coupled with very large resistors which could very
well constitute a major design challenge, or increased circuit complexity and power consumption
for a stage two OCC.
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• The amplifier gain is dependent on the accuracy of the CMFB circuit and thus sensitive to
common-mode voltage shifts.
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5.2 Nerve Signal Amplifier V2
In the previous section, an implantable instrumentation amplifier for nerve signals was presented. How-
ever, the presented architecture suffered from several deficiencies. To counter the drawbacks of the first
implemented amplifier, another amplifier topology coupled with the well-known chopper technique is
employed in the amplifier which is the subject of this section.
A block diagram of the proposed improved amplifier is shown in fig. 5.10(a). Here, the first stage
of the amplifier is chopped, resulting in the noise spectrum depicted in fig. 5.10(b). Using the chopper
technique, we can effectively shift the 1/f-noise out of the signal band as derived in section 2.3, hence
resolving the issue of low-frequency inband 1/f-noise as was seen to be present in the instrumentation
amplifier presented in the previous sections.
fchop 2fchop 3fchop 4fchop
f [Hz]
Vn [V/sqrt(Hz)]
f [Hz]
Vn [V/sqrt(Hz)]
fcorner1/f noise
Thermal noise
fchopfchop A1=100 A2=50
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+1
-1
t
Tchop
(a) Amplifier block diagram. (b) Chopped CMOS amplifier noise.
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Figure 5.10: Chopper modulated amplifier block diagram and chopped noise spectrum.
5.2.1 Gain Stage Principle of Operation
A schematic including only the principal MOSTs of the employed gain stage is shown in fig. 5.11.
Instead of employing a linearized MOST as load, as was the idea in the first version of the nerve signal
amplifier, we have loaded the M1 PMOST input pair by a secondary PMOST pair M2 in a folded
cascode manner.
M1a M1b
M3a M3b
M2a M2bVin+ Vin- Vout- Vout+
VB2 VB2
IB1 IB2 IB2IB1/k
isig+
isig-
Figure 5.11: Gain stage principle schematic.
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Using this scheme, the gain is defined by the ratio of transconductances:
AV = −gm1
gm2
(5.23)
If both the input pair and load pair are assumed to operate in the same region, the gain function can be
written for the weak- and strong inversion regions respectively:
Weak inversion:
AV,WI = −2K
′
P (W/L)1 e
VG1−Vth1−nVS1
VT
2K ′P (W/L)2 e
VG2−Vth2−nVS2
nVT
(5.24)
Strong inversion:
AV,SI = −
K′P
n
(
W
L
)
1
(VG1 − Vth0 − nVS1)
K′P
n
(
W
L
)
2
(VG2 − Vth0 − nVS2)
(5.25)
By doing the layout in a common centroid fashion and utilizing the same unit MOST for both the input
and load pair, good matching can be achieved. If we furthermore scale the bias current of the load,
according to the implemented ratio between the input- and output pair aspect ratios, i.e. set the scaling
factor k equal to the desired gain, the same channel inversion level will exists in both the input- and
output pair, giving equal gate-source voltages for both pairs.
If these requirements are met, both the expressions for weak- and strong inversion converge to a
simple gain expression only dependent on geometrics:
AV = AV,WI = AV,SI = −(W/L)1(W/L)2
(5.26)
Eq. (5.26) is valid if both pairs have the same threshold voltage, which is easily achieved by using
PMOSTs in an N-well allowing the bulk terminal to be connected to the source.
Using this gain stage, no dual supply is needed as was the case for the first version of the amplifier.
The gain is dependent solely on geometric ratios and insensitive to the common-mode level and there
is no dependence on the threshold slope n. Also, no special biasing circuit is needed for the load pair.
The M3 pair ensures that a low impedance path exists from the M1 input pair to the M2 load pair.
As the M3 pair should have it’s transconductance maximized, these MOSTs operate close to the weak
inversion region having an inversion coefficient of approximately 0.3.
The bias current of the input pair is determined by the noise requirements as will be discussed later,
hence also setting the bias current of the output pair. The M3 pair bias current is set by the required
settling behavior of the output.
Consider the half-circuit schematic shown in fig. 5.12(a). Here the sources of the M1- and M2 pair
are considered to be AC-ground. A load resistance rl, and a load capacitance cl, has been associated
to the amplifier output. The node vx, has a parasitic capacitance cs connected to it. The equivalent
small-signal diagram is shown in fig. 5.12(b), where the MOST parasitic capacitors are lumped into the
two shown capacitors. The M1 drain-source resistance has been ignored in this diagram. For the two
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(a) Half circuit for small-signal analysis. (b) Small-signal diagram.
Figure 5.12: Half-circuit schematic and small signal diagram for settling analysis of amplifier gain
stage.
internal nodes in the small circuit diagram, we have the following nodal equations:
1 : vx (gds3 + gds2 + scs + gm3) + vo (gm2 − gds3) + gm1vi = 0 (5.27)
2 : vo (gds3 + gl + scl)− vx (gds3 + gm3) = 0 (5.28)
Solving these nodal equations, one arrives at a transfer function given by:
AV(s) =
vo
vi
≈ −
gm1
gm2+G
1 + s
(
Gcs+gm3cl
gm3(gm2+G)
)
+ s2
(
clcs
gm3(gm2+G)
) , G = gds3 + gl (5.29)
where the following assumptions have been made in the derivation:
gm2  gds3 (5.30)
gm3  gds3 + gds2 (5.31)
Eq. (5.29) is recognized as a second order all-pole transfer function. In [57], the Q-factor and the
transfer function resonant frequency are used alongside the DC-gain A0, to characterize these types of
transfer functions. From [57] we have:
AV(s) =
A0
1 + sω0Q +
s2
ω20
(5.32)
By comparing eq. (5.32) to eq. (5.29) we can identify the DC-gain:
A0 ≈ −gm1
gm2
, gm2  gds3 + gl (5.33)
which is seen to match the desired expression given in eq. (5.26).
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Figure 5.13: Chopper amplifier first stage schematic.
The squared resonant frequency ω0, can be found to be:
ω20 ≈
gm3gm2
clcs
, gm2  gds3 + gl (5.34)
Finally the Q factor can be found:
Q =
√
gm3 (gm2 + gds3 + gl) cscl
(gds3 + gl) cs + gm3cl
≈
√
gm3gm2cscl
gds3cs + gm3cl
, gm2  gds3 + gl, gds3  gl (5.35)
In order not to have any peaking in the amplifier transfer function, the Q factor should remain below√
1/2 [57]. The Q factor is linked to overshoot in the step response by [13]:
overshoot = e
−π√
4Q2−1 (5.36)
By choosing a Q factor of
√
1/2, the step overshoot is below 5 %, while retaining the fast settling
desirable in a chopped amplifier stage. Studying eq. (5.35) we see that most of the parameters are
already fixed. The source capacitance cs, is set by the dimensions of the employed bias current sources
which also fix gm2 as this parameter is set by the desired gain. Increasing the load capacitance cl, would
be a poor choice as reduced bandwidth would result. Finally, increasing gm3 causes the Q factor to drop
approximately by the square root. I.e. by increasing the IB2 bias current, the desired Q factor can be
achieved.
5.2.2 First Stage
A schematic illustrating the amplifier first stage is shown in fig. 5.13. All the shown current sources are
implemented as cascoded MOST sources.
Besides the gain stage, the functionality of which was the subject of the previous section, the stage
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Figure 5.14: Chopper amplifier first stage half circuit for noise analysis.
also needs a CMFB scheme as the circuit is fully differential. Common-mode stabilization is achieved
by realizing that the source potential of the M2 pair is in fact the level shifted output common-mode
voltage. Using this potential for biasing the M4 current source pair thus realizes an extremely compact
CMFB circuit as all the utilized MOSTs are already part of the amplifier circuit. The M4 pair is biased
in the triode region and thus act as voltage controlled resistors. M4ac and M4bc are cascodes included
to ensure a sufficiently high output impedance for the M4 current source pair.
The M5 pair realizes an offset nulling port in the same manner as explained in section 5.1.3.2,
similar analysis can be performed for this stage giving the necessary partitioning ratio between M4
and M5. Running a large number of Monte-Carlo simulations resulted in a current ratio of 25 %. The
scheme for controlling the offset nulling port is the subject of section 5.2.5.
As the first stage directly amplifies the weak sensor signal, a noise analysis for the stage is needed,
which is the subject of the following section.
5.2.2.1 Noise Analysis
A half circuit for noise analysis is shown in fig. 5.14, excluding the M4c cascode MOSTs. The noise
sources stemming from the input and load pair current sources are ignored as they will only contribute
common-mode noise. As the 1/f-noise is dealt with using the chopper modulation technique, only the
thermal noise is included in this analysis.
Assuming all noise sources to be uncorrelated the total input referred noise power can be found:
v2ni,tot(f) ≈ v2n1(f) + v2n2(f)
(
gm2
gm1
)2
+ v2n4(f)
(
gm4
gm1
)2
+ v2n5(f)
(
gm5
gm1
)2
(5.37)
Here, the M3 contribution has been ignored as this transistor operates as a folded cascode.
Rewriting eq. (5.37), by inserting the noise expressions we get:
v2ni,tot(f) = 4kT
[
c1
gm1
+
c2gm2
g2m1
+
c4gds4
g2m1
+
c5gm5
g2m1
]
(5.38)
Here it should be noted that M4 is operated in the triode region. By requiring that the noise contribution
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from the input transistor M1 should dominate and by inserting the c factors we have:
1 gm2
gm1︸︷︷︸ + 2
gds4
gm1︸ ︷︷ ︸ +
4gm5
3gm1︸ ︷︷ ︸
I II III
(5.39)
where we have for each contribution:
I: This ratio is the reciprocal of the stage gain which is set to 100, so it is 1/100.
II: M4 operates in the triode region and M1 is near weak inversion. Inserting the conductance
expression we have:
2
gds4
gm1
= 2
VTn
3/2
√
2K ′N (W/L)4√
ID
(5.40)
This expression points to minimizing the M4 aspect ratio and increasing the bias current.
ID is the M1 bias current, and will thus have a relatively high value. Thus minimizing
eq. (5.40) does not incur severe design constraints.
III: M5 operates in the strong inversion region thus giving:
4gm5
3gm1
=
8nVTID5
3Veﬀ5ID1
(5.41)
As M4 is designed for good matching, Veﬀ is set to a few hundred millivolts, i.e. much
larger than the thermal voltage VT. This noise contribution can be further minimized, by
keeping the M5 bias current sufficiently low. The M5 bias current is ultimately set by the
necessary M3 transconductance gm3, as this parameter sets the regulated cascode loop Q
factor as was seen in section 5.2.1. Hence a trade-off exists between the Q factor and noise
contribution of M3.
5.2.2.2 Dimensioning
As a maximized transconductance is desired for the input pair for optimum thermal noise suppression,
the weak inversion operating region is attractive. To obtain deep subthreshold operation (IC<0.1), the
first version of the amplifier employed an input pair with a very large aspect ratio of 7200 for a bias
current of 76µA.
In fig. 5.15, the inversion coefficient and the transconductance of a single NMOST biased at 10µA
is shown versus the aspect ratio. This figure reveals that most of the transconductance gain is obtained
going from strong- to moderate inversion (10<IC<1). Hereafter, the gm slope is limited as the gm
grows toward it’s asymptotic end value obtained in the weak inversion region. A similar curve done
for the input pair M1, biased at 100µA, shows that 90 % of the asymptote value is obtained for an
aspect ratio of 300µm/0.6µm, which are the chosen dimensions and bias current. Hence similar noise
performance can be achieved for a much smaller aspect ratio than was used in the first version of the
amplifier.
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Figure 5.16: Stage 1 frequency response for increasing M3 bias current.
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Figure 5.15: Inversion coefficient and transconductance vs. aspect ratio.
In [58], an aspect ratio in excess of 30000 at a tail current of 400µA is stated to be necessary
for implementing a low-noise CMOS preamplifier for nerve cuff signals. The resulting large MOSTs
are used as a justification for using bipolar inputs due to their superior transconductance and 1/f-noise
performance. However the above discussion shows that using the MOST in moderate inversion will
suffice for thermal noise suppression and we have from section 2.3 that the 1/f-noise can be dealt with
by using chopper modulation.
Choosing the first stage gain to 100, fixes the load pair bias current at 1µA.
As previously stated, setting the bias current for the M3 transistors affects both the Q factor and
the noise performance. The simulated stage 1 frequency response for different bias currents is shown
5.2. NERVE SIGNAL AMPLIFIER V2 79
Vin+
Φ
Φ
Φ
Φ
Vin-
Vout+
Vout-
Vin+
Φ
Φ
Φ
Φ
Vin-
Vout+
Vout-
Φ Φ
Φ Φ
Φ Φ
Φ Φ
Dummy switches
(a) Differential NMOST chopper (b) Chopper with dummy switches
qinj=1/2qch
Figure 5.17: Fully differential NMOST chopper realization.
in fig. 5.16. A clear peak is observable for low M3 bias current levels, i.e. the Q factor is higher than√
1/2. A flat frequency response was obtained at an M3 bias current of 5µA, which still does not
provide a high enough M3 transconductance for it to significantly contribute to the total output noise
and hence is a good trade off.
As M3 is the main noise contributor in the circuit, apart from the M1 input pair, the remaining
MOSTs do not contribute significantly to the output noise. The total MOST noise contribution exclud-
ing M1, was simulated to be less than 15 %.
5.2.3 Chopper Realization
Chopper circuits are easily implemented in MOS technology as only four switches are needed for a
fully differential chopper implementation as shown in fig. 5.17(a). Here, the inversion of signal sign is
done simply by alternating the signal input using a clock Φ, and it’s counter-phase Φ.
5.2.3.1 Input Chopper
The chopper circuit which is placed at the front of the amplifier stage, is noise critical. The thermal
noise due to the resistive channel in the MOST is given by:
i2n(f) = 4kT K
′(W/L)Veﬀ︸ ︷︷ ︸
gds
(5.42)
In eq. (5.42), the maximum Veﬀ , is given by the available supply voltage. As NMOSTs have a higher
K ′, these are an appropriate choice for the switches. The aspect ratio is then set by requiring the noise
level be below that of the cuff resistance Rcuﬀ , and is in our case set to 12µm/0.35µm.
Using non-minimal switch sizes also implies increased charge injection and clock feedthrough.
Charge injection occurs as the inversion charge present in channel is released when the gate voltage
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Figure 5.18: Second gain stage schematic.
drops to zero. To counter the charge injection, dummy switches with half the aspect ratio of the actual
switch, are included in the design as shown in fig. 5.17(b). As they do not serve as active switches,
their drain and source terminals are shorted together. Assuming a very fast clock transition, the channel
charge of the active switch will split equally to the drain and source terminals [9]. Using the inverted
clock phase for the dummy switches will then cause these to take up the injected charge, hence canceling
the charge injection error.
The clock feedthrough which stems from the parasitic gate-drain and gate-source capacitances, is
also dealt with by employing the dummy switches. As the dummy switches have their drain and source
terminals shorted, the total parasitic gate to drain and source capacitance equals that of the active switch.
Hence the feedthrough from the transition waveforms should cancel each other.
5.2.3.2 Output Chopper
The chopper placed at the output is not noise critical as the output signal has gained 40 dB in magnitude.
Hence, minimum sized NMOSTs can be used for the output chopper. In order to be able to employ
dummy switches, larger than minimum sized switches were employed. Instead NMOST with an aspect
ratio of 1.4µm/0.35µm were used.
5.2.4 Second Stage
The second amplifier gain stage is shown in fig. 5.18. For this stage, the noise performance is no longer
critical, and the dimensioning is rather determined by the requirements for achieving the desired gain.
The gain for the second stage was set to 50.
As the signal swings in this stage are significantly higher than in the first stage, all MOSTs are
biased in the strong inversion region.
The M1 input pair tail current was set to 10µA. In order not have very low output bias currents for
a gain of 50, i.e. 200 nA, some of the gain of the stage is done in current mode. Specifically, the M5
5.2. NERVE SIGNAL AMPLIFIER V2 81
A1=100
S2Vin
V r
e
g
S3 S3
A2=50
V r
e
g
S3 S3
Vout
S3 S3 S3 S3
Offset Amp 1 Offset Amp 2
S2
S1
S2
S1
Clk
S3
Voff
Cs Cs Cs Cs
Figure 5.19: Offset compensation scheme.
and M6 current mirror pairs each have a gain of 5. Thereby the M2 output pair tail current could be set
to 1µA.
Choosing such a scheme, renders a slightly more complicated circuit. As primarily the signal
current should be mirrored to the output load pair, the cross-coupled M4 pair takes up most of the input
pair bias current. Shorting the M4 pair drains ensures that there will be no differential signal current
uptake.
Common-mode stabilization is done in the output stage by cross-coupling the M7 current source
pair to the output nodes and shorting their drains. This of course necessitates the use of cascodes for
establishing the current source differential output resistance. The M7 pair is then biased in the triode
region and hence act as voltage-controlled resistors.
Each of the M3 MOSTs was biased at 2µA taking up the bulk of the current mirrored and amplified
from the input stage.
An offset nulling port is also included in this stage, but is not shown in the schematic in order not
to clutter the schematic unnecessarily. The current partitioning was for this stage set to 10 %.
5.2.5 Offset Compensation Scheme
Each of the amplifier stages included an offset nulling port. These could simply be controlled by
negative feedback with a large time constant as was the case for the first amplifier of section 5.1. Such
a scheme will typically require large capacitors, which will either take up a large part of the chip area,
or be included off-chip. Instead we propose a digitally controlled offset compensation scheme. For this
purpose a small state-machine was included for controlling the scheme. A block diagram schematic
and timing diagram of the proposed scheme is shown in fig. 5.19. For each of the stages, an auxiliary
opamp is included. This scheme requires a special calibration phase where the instrumentation amplifier
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Figure 5.20: Nerve amplifier V2 test chip microphotograph.
is taken out of operation.
During calibration, the input referred offset voﬀ , is measured, amplified and fed back to offset
nulling port for each of the stages, in a negative feedback manner. Hereby the branch currents of each
of the input pairs are regulated. When the calibration phase ends, the calibration voltage is stored on the
capacitors Cs, and the offset regulated amplifier is ready for operation. Due to parasitic leakage from
the storage capacitors, the calibration has to run at regular intervals, during which the amplifier will not
be operational.
The first auxiliary amplifier, offset amp 1, also includes internal offset compensation, utilizing the
well-known auto-zero technique [9]. For this purpose an extra signal S1, is included for this opamp.
The second stage offset amp does not include this feature.
5.2.6 Measurements
A chip microphotograph of the implemented amplifier is shown in fig. 5.20. The chip contains two
different versions of the proposed amplifier.
The employed 0.35µm CMOS process includes two poly layers, enabling all capacitors to be imple-
mented as poly-poly capacitors. Furthermore, four metal layers are available. The technology employed
is an N-well process.
In the following measurements, the chopper frequency was set to 200 kHz if nothing else is men-
tioned.
Offset performance: The auto-zero scheme employed for the first stage offset opamp appeared to have
some problems, leaving us with an offset of approximately 60 mV at the stage 1 output. Instead,
an external capacitor of 100 nF was placed at the offset nulling port input, and offset regulation
was thus done in a continuous manner, circumventing the switched scheme. No auto-zero scheme
was employed in the second stage, and the resulting output offset is shown vs. time is shown in
fig. 5.21. Here, the calibration is run every 160 s, and it is seen that the offset is canceled at
these intervals. The maximum observed residual output offset was 5 mV, equivalent to an input
referred offset below 2µV.
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Figure 5.21: Stage 2 output offset vs. time when employing the DT offset compensation scheme.
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(b) With intermediate filter.
Figure 5.22: Output waveforms for the chopped amplifier, with and without filtering between stages.
In fig. 5.22(a), a typical output waveform is shown. Dynamic offsets induced by the choppers,
result in a large signal present at the chopping frequency and it’s harmonics. In several of the
test chips, this magnitude was sufficient to saturate the second amplifier stage. To eliminate
these chopped offsets, a Stanford Research Systems Model SR640 low-pass filter was inserted
between the two stages in the test setup. If nothing else is mentioned, this intermediate filter had
it’s corner frequency set to 99 kHz in the succeeding measurements. A typical output waveform
with the intermediate filter is shown in fig. 5.22(b), where it is seen that the chopped offset has
been eliminated.
Frequency response: The magnitude frequency response curve for the first amplifier stage is shown in
fig. 5.23(a). The curve is the measured average of the ten test chips. A clear peak is observed at
200 MHz, indicating a Q factor slightly higher than expected. The high bandwidth of the stage is
due to the high biasing current, which makes the stage well-suited for chopping. The frequency
response of the overall amplifier is shown in fig. 5.23(b). A slightly lower gain than the prescribed
74 dB is observed as the average gain is approximately 72.5 dB. The use of matched PMOS pairs
provided good matching however, and a gain variation of less than +/- 5 % was observed over the
set of test chips. No chopping was employed for these measurements.
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Figure 5.23: Average frequency magnitude response curves for stage 1 and the overall amplifier.
PSRR and CMRR: The average PSRR and CMRR are shown in fig. 5.24(a) and (b) respectively. The
measurements were done both with- and without enabling the choppers. A significant improve-
ment is observable when the choppers are enabled. This is due to the fact, that any signal that
will couple through the power supply, or the common-mode input to the differential outputs, will
be modulated by the output chopper. Hence these signals will be shifted upwards in frequency to
the chopper frequency and it’s harmonics, where they can be removed by post filtering.
103 104
70
75
80
85
90
95
Frequency [Hz]
PS
RR
 [d
B]
Chopper enabled
Chopper disabled
(a) Average PSRR with and without chopping.
103 104
70
75
80
85
90
95
100
105
110
115
Frequency [Hz]
CM
RR
 [d
B]
Chopper enabled
Chopper disabled
(b) Average CMRR with and without chopping.
Figure 5.24: Average power-supply- and common-mode rejection ratios.
Harmonic distortion: Fig. 5.25(a) shows an example output spectrum for the amplifier. The harmon-
ics are not visible as these are buried beneath the noise floor in this spectrum. On average, the
total harmonic distortion (THD) in the test chips was dominated solely by the third harmonic,
and was observed to be below 0.5 % for all test chips at an applied input amplitude of 40µVpp.
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Figure 5.25: Example output spectrum and noise spectrum.
Noise: An example output noise spectrum for the chopper amplifier is depicted in fig. 5.25(b). It
is noticed that there is no sign of the 1/f-noise at low frequencies due to the chopping. The
equivalent input referred noise was found to approximately 7 nV/
√
Hz. The chopping frequency
was set to 20 kHz in this case.
Slew rate (SR): In fig. 5.26(a) an example waveform showing the amplifier output during slewing is
shown. The measured slew rate is, SR=1.8 V/ms. A typical overload output curve is shown
in fig. 5.26(b), where the output goes toward the supply rails as the input signal exceeds the
maximum input range. These curves indicate that the amplifier will recover promptly from an
overload condition.
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(a) Amplifier output during slewing.
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(b) Amplifier output during an overload.
Figure 5.26: Example output slewing waveform and output overload waveform.
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Supply Voltage 1.8V
Power Consumption 242µW
THD(@ f=1 kHz) < 0.5%
CMRR > 105 dB, f < 10 kHz
PSRR > 85 dB, f < 10 kHz
Gain 72.5 dB
Equivalent input referred noise 7 nV/
√
Hz
Slew rate 1.8V/ms
Table 5.2: Measured amplifier V2 performance.
Power consumption: The current drawn by the circuit was measured to be approximately 134µA, ex-
cluding bias circuitry and buffers. For a supply voltage of 1.8 V, this yields a power consumption
of approximately 242µW.
5.2.7 Nerve Amplifier V2 Summary
A summary of the measured amplifier performance is given in table 5.2.
In the following a summary of the observed advantages and drawbacks for the nerve signal amplifier
V2 is given:
Advantages
• 1/f-noise is effectively removed from the signal band using the chopper modulation technique.
• Single supply operation.
• No need for large on-chip capacitors.
• The circuit is realizable using only MOSTs, i.e. no extra masks are needed for special layers e.g.
resistors etc.
• Using moderate inversion input MOSTs in the first stage, significantly reduces the necessary chip
area for these.
Drawbacks
• A slightly more complex topology reduces the power efficiency.
• An extra low-pass filter is necessary in between stages.
• Two poly layers are needed for poly-poly capacitors.
• A calibration phase were the amplifier is brought off-line is needed.
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5.3 Summary
In this chapter, two different versions of a nerve signal amplifier has been presented. The first amplifier
features a gain of 80 dB, whereas the second was designed to have a gain of 74 dB.
The first version utilized a very simple topology, using very few transistors. However it suffered
from residual 1/f-noise, though extremely large input transistors were used in the design. Furthermore,
using a continuous-time offset compensation scheme necessitated the use of very large capacitors, tak-
ing up significant chip area.
The second version uses a slightly more complex topology based on using transimpedance loads for
amplification. The use of matching PMOST pairs for input and load resulted in an improved THD. No
specific CMFB circuits were needed in this design as common-mode stabilization could be achieved
using MOSTs already present in the design.
Both designs operate at a few hundred microwatts, thus having a very low power consumption. The
second design features a lower power consumption than the first design due to lower supply voltage.
The use of the chopper modulation technique in the second design resulted in elimination of the
low-frequency 1/f-noise, leaving only thermal noise to dominate the signal band noise performance.
Dynamic offset introduced by the choppers, showed that intermediate low-pass filtering is necessary for
acceptable performance, increasing the power consumption. The complexity of such a filter however
could probably remain low, as the signal bandwidth is very limited to the applicable chopper frequency.
To eliminate the need for very large time constants in the offset compensation scheme, as was
seen to be necessary in the case of the first amplifier version, a digitally controlled scheme based on
periodic calibration was utilized for the second amplifier version. For the first stage, an internal auto-
zero scheme for the auxiliary amplifier did not operate correctly giving a high output offset. A run of
200 Monte-Carlo simulations across process variations and mismatch did not reveal any such tendency
toward faulty operation of the auto-zero scheme. The discrete-time OCC of the second stage did operate
correctly and verified the feasibility of this scheme.

CHAPTER 6
A CONTINUOUS-TIME Σ∆-MODULATOR
Initially, the ability of Σ∆-modulators to achieve very high resolution by heavy oversampling, was
primarily utilized to implement high quality, audio-range ADCs. Examples of such modulators can be
found in [59, 60, 61], where modulators with resolutions of 16 bits and above are reported.
The fast-growing telecommunications market, coupled with the availability of modern sub-micron
processes, has since extended the applicability of Σ∆ ADCs to increasingly wide-band signals [62, 63,
64]. Most of these architectures employ multibit quantizers, in order to reduce the necessary OSR, and
thereby extend the modulator signal bandwidth. The price paid for using multibit quantizers is that
some calibration scheme is often necessary for the feedback DAC, as the DAC linearity needs to match
the overall modulator linearity, and since these architectures do not enjoy the intrinsic linearity of the
1-bit quantizer.
In recent years, extreme low-power and medium resolution Σ∆ ADCs for biomedical applications
have begun to emerge. The low- to medium resolution range has otherwise typically been the domain
of other A/D schemes e.g. successive approximation. Two examples of Σ∆ ADCs for pacemaker
applications, are reported in [65] and [66]. Cardiac signals have a bandwidth typically less than 150
Hz, and since only a limited ADC resolution is needed (<8 bits), the sampling frequency can be set quite
low. This enables ultra-low power consumption, which is below 2µW in the mentioned examples. The
circuit reported in [66] only has simulated results reported though.
In this chapter, the design and measurements of a continuous-time Σ∆ ADC suitable for quantiz-
ing preamplified nerve signals is presented. As discussed in section 4.2, employing a CT loopfilter in
Σ∆-modulators holds several advantages over their DT counterparts. Some of the mentioned draw-
backs is increased jitter sensitivity and intersymbol interference, both linked to the feedback waveform.
Continuous-time loopfilters have primarily been applied in bandpass Σ∆-modulators for communica-
tion purposes, an example of which is given in [67].
First, the general architecture of the Σ∆ ADC is presented, where after the building blocks of the
modulator are described. A design methodology for choosing the optimum filter order, feedback filter
cutoff frequency and oversampling ratio from a power-efficiency viewpoint, is then presented. Finally,
the measurement results of a prototype Σ∆ ADC are presented.
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Figure 6.1: CT Σ∆-modulator of order N with noise injected into the integrator inputs.
6.1 Architecture
The general architecture which is employed for the Σ∆ ADC, is shown in fig. 6.1 for order N. Also
shown in fig. 6.1, are noise sources n0..nN, injected into the various nodes of the modulator loop.
For a given noise source nx(t), the transfer function NTFx(s), from the noise source to the modu-
lator output can be obtained from the block diagram:
NTFx(s) =
Y (s)
Nx(s)
=
K (ω0/s)
N−x
1 + KH(s)GDAC(s)
(6.1)
The transfer function for noise source n0(t) is clearly just the STF, indicating that the first integrator in
the loopfilter needs to fulfill all the requirements for the overall Σ∆-modulator, as any noise components
of this block will go unattenuated to the output. All the internal nodes are however noise shaped with a
slope proportional to their location in the loopfilter, where ultimately the quantization noise is filtered
by the NTF.
For a white noise source with a constant PSD: Sx(f), injected into node x, a scale factor kx, can
be deduced as the ratio of integrated inband noise seen at the modulator output to the inband noise
stemming from the first integrator:
kx =
∫ fb
0 STF
2(f)df∫ fb
0 NTF
2
x (f)df
=
fb∫ fb
0 NTF
2
x (f)df
(6.2)
The scale factor kx, is thus the ratio which will bring the noise from the internal node noise source nx,
on a par with the noise from the first integrator. We see that a higher noise level can be accepted for the
inner integrators. As the power consumption in analog circuitry is inversely proportional to the noise
level, this indicates that the power consumption of the inner loop integrators can be lowered.
In the following section, the topology of the individual building blocks, i.e. the integrator and the
quantizer, will be presented.
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Figure 6.2: Two common CT integrator types.
6.2 Integrator
In fig. 6.2, two traditional integrator types are presented. Each of integrator relies on converting an
input signal voltage to an equivalent current signal which is then integrated on a capacitor.
The active-RC integrator relies on an opamp for maintaining a virtual ground node at the negative
input, and a resistor for the V − I conversion. The use of resistors can provide a very low THD [68], as
these can be manufactured with a very high linearity. However, for integrated circuits production, the
use of on-chip resistors requires extra processing, as masks for the manufacture of these are needed.
Another option is the Gm − C integrator. Here, a transconductor is used for V − I conversion,
where some linearized internal element is employed. Many transconductors are reported in the lit-
erature which employ MOSTs only [69, 70], and thus the Gm − C integrator is more suitable for
integrated solutions. Achieving high linearity is more difficult for MOST only solutions, as the MOST
is inherently nonlinear. However, depending on the application the higher level of harmonics may be
acceptable.
In our case, we have chosen the Gm − C integrator type. The solution proposed is however not
MOST only, as poly-poly capacitors are employed. These could potentially be replaced by metal-metal
capacitors, or even by gate-oxide to substrate capacitors for a full MOST only implementation. In
order to avoid any unnecessary problems due MOST capacitors and their inversion level, the poly-poly
capacitor solution was chosen for the prototype.
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M3VB
vI1 vI2
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IB
Zx
Figure 6.3: Single-ended transconductor.
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6.2.1 Transconductor
A principle schematic of the employed two-input transconductor is shown in fig. 6.3. This transcon-
ductor is an extended version of the transconductor introduced in [70]. A two-input transconductor is
necessary to facilitate both the input signal and the feedback DAC signal.
The M1 and M2 input MOSTs are biased in the triode region, and thus has a linear V − I charac-
teristic given by:
ID = K
′
P (W/L)
[
VG − Vth,p + n2 (VD − VS)
]
(VD − VS) , VG − Vth,p ≤ n (VD − VS) (6.3)
From eq. (6.3), it is seen that the output current has a linear dependence on the gate voltage, if the
drain-source voltage is held constant. The resulting transconductance is:
Gm,single = gm =
∂ID
∂VG
= K
′
P (W/L) (VD − VS) (6.4)
for each of the input MOSTs, M1 and M2. The ratio between the M1 and M2 transconductances can be
set by scaling their aspect ratios accordingly.
The drain-source voltage of M1 and M2 is fixed by M3, which forms a negative feedback loop
in conjunction with M4. This negative feedback loop creates a virtual ground node at the M3 source,
which is well suited for current summing. By varying the M3 gate bias voltage VB, the drain-source
voltage of M1 and M2 can be varied and hence the Gm, of the transconductor can be tuned.
As the signal current produced by M1 and M2 has to flow through M4, it is accessible from the M5
drain terminal, as it is mirrored through the M4-M5 pair. The M4-M5 pair also include cascodes for
better matching performance, these are however not shown in the schematic for simplicity.
M3 is biased in weak- to moderate inversion to maximize it’s transconductance, whereas the M4-M5
current mirror is biased in strong inversion for good matching.
The impedance Zx, seen from each of the transconductor MOSTs M1 and M2, is approximately
1/gm4gm3rds3, where the feedback action is seen as the 1/gm3 is multiplied by the inverse loop gain.
The regulating loop is dominated by the pole at the M4 gate node. An approximate expression for the
loop GBW is thus given by:
GBWloop ≈ gm42π (2cgs4 + cgd3) (6.5)
So by regulating the bias current IB, the loop speed and thereby the settling time constant can be set.
The proposed transconductor can be extended to a fully differential version, by duplicating the
transconductor core for the negative input signal polarity and adding a CMFB circuit. This is shown
in fig. 6.4. The CMFB circuit is realized by replicating the core transconductor and using the dual
input port for regulating the output voltage. In fig. 6.4, the common-mode signal is sensed by M1C
and M2C. Any common-mode voltage variation will result in current being injected into the differential
transconductor output nodes through the 2:1 current mirrors, and thus regulate the output voltage to the
desired common-mode level.
By large signal analysis, we can deduct the resulting Gm for the differential transconductor and the
output common-mode level. In the following, consider a large signal input applied to one of the input
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Figure 6.4: Differential transconductor.
ports, M1 or M2 for the positive phase, and M11 or M22 for the negative phase. Let the differential
input be given by:
vI+ = vI,CM + 1/2vI,DIF (6.6)
vI− = vI,CM − 1/2vI,DIF (6.7)
where vI,CM is the input common-mode voltage and vI,DIF is the input differential voltage. The differ-
ential output is equivalently given by:
vO+ = vO,CM + 1/2vO,DIF (6.8)
vO− = vO,CM − 1/2vO,DIF (6.9)
where vO,CM is the output common-mode voltage and vO,DIF is the output differential voltage. As
M1C and M2C have their drains shorted, the differential output voltage will not cause any current to
injected or drawn from the transconductor output nodes. If all of the transconductor MOSTs have the
same Gm, the resulting differential output current for the given inputs, can be found to be:
iO+ = −1/2 (GmVI,CM + GmVO,CM + 1/2GmVI,DIF) (6.10)
iO− = −1/2 (GmVI,CM + GmVO,CM − 1/2GmVI,DIF) (6.11)
From the resulting differential output currents, the differential transconductance can be deducted:
Gm,dif =
∂iO
∂vI,DIF
= 1/2Gm,single = 1/2gm1 (6.12)
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which is seen to be equal to half the single-ended transconductance. From eq. (6.10) and (6.11), can
furthermore be seen, that a common-mode current will flow until the input- and output common-mode
voltages match each other. The use of a replica transconductor core for the CMFB circuit, thus ensures
that the input and output common-mode levels are the same. This enables cascading of the transcon-
ductors.
A prerequisite of the previous analysis was that all the transconductor MOSTs had the same Gm,
i.e. the same aspect ratio. Normally, different aspect ratios will be implemented for the two input ports
as a transconductance ratio is desired. The analysis for the CMFB however still holds, as long as the
aspect ratio of M1C and M2C are set equal to half the aspect ratio sum of M1 and M2. So we have
W1C = W2C = (W1 + W2) /2, if all transconductor MOSTs have the same length.
6.2.2 Noise Analysis
A figure of merit often used for transconductors is the noise excess factor (NEF). The noise excess factor
is defined as the ratio between the total output thermal noise conductance over the transconductance
[70]:
NEF =
GTh,out
Gm
(6.13)
The NEF can be used for referring the overall transconductor noise to the input by [71]:
v2ni(f) = 4kTcG
−1
m NEF (6.14)
Consider a transconductor consisting of a single saturated MOST. From eq. (6.14), we see that in this
case we have: NEF = 1. For a single MOST working in the triode region, we find:
NEF =
VG − Vth − nVS
VD − VS (6.15)
As it is a requirement that |VG − Vth − nVS| > |VD − VS|, for a MOST working in triode, we see that
the further we bias a MOST in the triode region, the larger the NEF, i.e. the worse the thermal noise
suppression we have. This points toward a trade-off between high linearity, i.e. deep triode region
operating point, vs. low NEF, i.e. biasing close to the saturated region.
For the proposed transconductor core, the NEF can be found to be [70]:
NEF =
c1gds1
gm1
[
1 +
c2gds2
c1gds1
+
c3gds1
c1gm3
+
c4gm4
c1gds1
+
c5gm5
c1gds1
+ cIB
(
1 +
gds1
gm3
)2 gm,IB
gds1
]
(6.16)
The term outside the bracket is the NEF contribution from M1. All the terms inside the bracket are thus
to be minimized, for an optimized NEF. The ’c’ factors are inversion dependent (see appendix A) and
for M1 and M2, c1 = c2 = 1 as M1 and M2 are biased in the triode region. M3 is biased in weak
inversion and c3 = 1/2. As the remaining MOSTs are biased in saturated strong inversion, for those
we have c = 2/3. M4 and M5 constitute a unity current mirror and thus have the same parameters. The
current source IB, is a cascoded MOST in strong inversion. Using these figures and assuming that M2
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Figure 6.5: Quantizer schematic.
is a replica of M1, eq. (6.16) NEF can be simplified to:
NEF =
gds1
gm1
[
2 +
1
2
gds1
gm3
+
4
3
c4gm4
gds1
+
2
3
(
1 +
gds1
gm3
)2 gm,IB
gds1
]
(6.17)
The resulting inband thermal noise can be found by integrating the input referred noise over the signal
bandwidth. For a given input sine with an amplitude A, the SNR is found:
SNR = 10 log
(
A/2
BW · 4kTcG−1m NEF
)
(6.18)
This SNR, which expresses the analog thermal noise level, should always be designed with a good
margin to the SQNR, which is expresses the quantization noise level and is chosen at the architecture
design level. This however, only holds true for the first integrator, whereas the internal noise shaping
relaxes the noise requirements of the remaining integrators.
6.2.3 Quantizer
A track-and-latch comparator was used for the 1-bit quantizer in the modulator. A schematic of the
comparator is shown in fig. 6.5. The M1 input pair serves as a preamplifier in conjunction with the
M4-M5 pair load. During the ’low’ state of the clock, the M6 positive feedback pair is turned off,
whereas the diode-coupled M5 pair is on leaving the comparator in track mode. Though the M4 pair
constitutes a positive feedback pair, the diode-coupled M5 MOSTs ensures that the loop gain is less
than one during track mode. The resulting track gain is:
AV =
vo
vi
= gm1
gm4 + gm5
g2m5 − g2m4
≈ gm1
gm5
(6.19)
As the clock goes high, the M5 pair effectively ’disappears’ and the loop gain around the M4 pair is
now unimpeded. For faster latching, the M6 positive feedback pair is switched on as well on the high
clock phase.
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6.2.4 Capacitor Dimensioning
In section 4.5.2, we found that the total quantization noise could be estimated at the quantizer equilib-
rium point. Assuming a white noise distribution of the quantization noise, the resulting PSD is given
by:
Sq =
σ2q
fs
=
1
A(Keq)fs
(6.20)
where Sq is normalized to 1. For a given equilibrium, the NTF is also determined as Keq is given
and the inband quantization noise can be calculated. Referring the quantization noise PSD to a noise
reference voltage Vref , the resulting inband quantization noise power can be found:
Pq,inband =
V 2ref
A(Keq)fs
∫ fb
0
∣∣∣∣∣ 11 + KeqĤ (f)
∣∣∣∣∣
2
df (6.21)
where Ĥ(f) is the combined feedback filter, i.e. Ĥ(f) = H(f)GDAC(f). For an integrating capacitor
Cint, connected to the output of a transconductor, the total accumulated thermal noise is:
Pth =
NEF · kT
Cint
(6.22)
where the NEF includes the circuit induced excess noise. The total amount of tolerable noise for an
integrator, can be found from the number of bits which is specified, and from the maximum signal en-
ergy. In section 4.4, the maximum stable amplitude (MSA) for a given Σ∆-modulator was introduced.
Referring the MSA to the reference voltage, the signal energy is given by: Ps = (MSA · Vref)2. For a
dynamic range equivalent to B bits, the total amount of tolerable noise can be found:
PN,tot =
(MSA · Vref)2
2 · 10(6.02B+1.76)/10 (6.23)
By combining equations (6.21-6.23), we can solve for the minimum allowable integrator capacitor size:
Cint = NEF · kT
[
(MSA · Vref)2
2 · 10(6.02b+1.76)/10 − Pq,inband
]−1
(6.24)
Once the necessary capacitor size is found, the integrator transconductance can be derived for the de-
sired integrator unity-gain bandwidth.
6.3 Power Optimization of CT Σ∆-Modulators
In section 4.5 we saw that the MSA is inversely proportional to the NTF cutoff frequency fc, i.e.
the more aggressively we chose to filter the quantization noise, the lower the MSA we could expect.
However increasing the NTF cutoff frequency and the resulting increased noise suppression, provided a
still growing SQNR even in the light of the decreasing MSA. Hence the maximum SQNR was achieved
at a low MSA of approximately 0.3 to the full reference level. Choosing a Σ∆-modulator with a cutoff
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frequency at the very peak of the SQNR curve would be a rather poor choice for the following reasons:
• The maximum of the SQNR curves are seen to have a rather abrupt drop-off for even a slightly
increased fc. For analog implementations which may have parameter deviances of up till 20%,
this could prove fatal as a sharply deteriorated SQNR would result.
• The low MSA implies high analog power consumption. In order to retain sufficient dynamic
range to honor the overall Σ∆ ADC specifications, high biasing currents would be needed to
suppress analog noise source when faced with low input signal energy.
These considerations point to a trade-off between analog power consumption, the MSA and the SQNR.
In the following, we will examine this trade-off in order to choose the optimum loopfilter order, OSR
and NTF cutoff frequency to fulfill a given set of requirements.
6.3.1 Analog Power Estimation
As more noise can be tolerated from the inner integrators, the integrator capacitors can be downscaled.
The transfer functions for the noise-sources are within the signal bandwidth seen to be equivalent to
differentiators of increasing order. A conservative estimate of the scaling factors, can be achieved
by taking the ratio of the integrated STF power over the integrated power of the differentiators of
order n, for a bandwidth from zero to the differentiator unity-gain frequency f0. Using this simple
approximation, for node x in fig. 6.1, we find:
kx =
∫ f0
0 STF
2(f)df∫ f0
0
(
f
f0
)2x
df
=
1
2x + 1
(6.25)
which is seen to give a simple scaling along the cascade of integrators given by: 1 : 3 : 5 : 7 : · · ·
Assuming that all the capacitor noise is inband, the minimum sized capacitor for the first integrator
can be determined from eq. (6.24). All other capacitors along the cascade of integrators are then given
by the simple scaling rule.
For the first integrator, the power consumption is assumed to be set by the necessary GBW for
the loop regulating the virtual ground node impedance Zx. We set the required GBW of the loop to
10fclk, for good settling. Once the necessary bias current has been determined, the dimensions of the
transconductor MOSTs can be found, as they are biased by the same current and since the size of the
integrating capacitor is known.
The subsequent transconductors are subject to the same scaling as the capacitors. This is due to the
fact that all integrators have the same unity gain frequency ω0, so the Gm needs to scale by the same
amount as the capacitor. As the MOST producing the Gm, also carries the transconductor bias current,
the bias current is also downscaled by the same amount.
For the quantizer, let Pc denote the power consumption per MHz. The quantizer power consumption
is assumed to be linearly dependent on the required speed, i.e. the sampling frequency.
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Collecting the power consumption of the different modulator components we can deduct an estimate
for the analog power for a N th order loopfilter:
Pan ≈ 4Vreffs
N∑
n=1
Cint,n︸ ︷︷ ︸ + mVDD
N∑
n=1
IB,n︸ ︷︷ ︸ + Pcfs︸︷︷︸
I II III
where the contributions are:
I: Dynamic power consumption at a sampling frequency fs, and a reference voltage Vref . The
summation indicate the capacitor scaling.
II: Static power consumption at supply voltage VDD. The proposed transconductor operates
in class A, and m designates the number of current branches in the transconductor. The
bias current is scaled in the cascade of integrators.
III: Quantizer power consumption which is assumed to be linearly dependent on the sampling
frequency fs.
6.3.2 Digital Power Estimation
As the output of the modulator is a single-bit oversampled signal, some digital post-processing is nec-
essary to extract the Nyquist rate quantized signal. The first step of the post-processing is a decimation
filter which downsamples the signal. A combfilter is typically employed as this type of filter can be
implemented using only registers and adders thus minimizing the power consumption. The combfilter
transfer function is given by [72]:
Hcomb(z) =
(
1− z−D
1− z−1
)k
=
log2 D−1∏
n=0
(
1 + z−2
n)k (6.26)
where D is the decimation factor and k is the order of the filter. A decimation filter order of k = N + 1
is sufficient for out-of-band quantization noise suppression [73]. The second form of eq. (6.26) can be
implemented by a series of FIR filters each decimating by a factor of two as shown in figure 6.6:
(1+z-1)k 2(1+z-1)k 2x(n) y(n)
Figure 6.6: FIR2 digital decimation filter.
The word-length of the registers at the output of each FIR stage is equal to (W0 + ki) bits, where
W0 is the number bits at the filter input. Hence we have a filter configuration where the full sampling
frequency is only applied to the first stage, which only has a word-length of a few bits. Whereas the
other stages, with increasing word-length, are clocked at decimated frequencies giving a power-efficient
decimation filter.
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Figure 6.7: Inverse power consumption of a 3rd order CT Σ∆-modulator versus OSR and NTF cutoff
frequency fc.
The digital circuitry when using the FIR2 decimation filter structure is confined to D-flip flops, half-
and full-adders. For a sampling frequency fs, we can estimate the digital power consumption:
Pdig ≈ α
log2 D−1∑
i=1
fs
2i−1
(Pfa + Pha + Pdﬀ) (6.27)
where α is the activity factor. The frequency dependent power consumption of the digital blocks can be
found in the datasheets of the employed technology if standard cells are employed for the implementa-
tion.
6.3.3 Choosing Loopfilter Order, OSR and Cutoff Frequency
We have thus far obtained estimates of the analog and the digital power consumption of an interpolative
Σ∆-modulator of order N. The total modulator power consumption is thus given by:
Ptot = Pan + Pdig (6.28)
An example surface depicting the inverse power consumption of a third order modulator versus the
OSR and the NTF cutoff frequency is shown in fig. 6.7. The OSR here, is relative to a signal bandwidth
of 10 kHz. The plotted surface reveals a clear peak, indicating that an optimum point with regards
to power efficiency exists. Hence for a set of given specifications, an optimum sampling frequency
fs, NTF cutoff frequency fc, and OSR can be extracted for the given modulator order. The solution
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space where the surface is zero, is where the parameter set resulted in either an unstable modulator or a
modulator which does not fulfill the given requirements.
Some properties can be observed from the power surface. At low OSRs, no modulator for any
NTF cut-off frequency will be able to fulfill the specifications. This results in sharp rise for the surface
as the specifications are met when the sampling frequency is increased. The surface thereafter slopes
downward for further increased sampling frequency as the power consumption increases.
The first stage transconductor which results from this optimization process, should be crosschecked
to ensure that it fulfills the analog noise specifications, i.e. the NEF should be extracted, and the
resulting SNR due to thermal noise should remain well below the SQNR.
From chapter 5, we have that the input signal to the ADC will be in the range of 100− 200mVpp,
over a bandwidth of 4-10 kHz. A conservative specification of the required ADC could be to set the
number of bits B, to 10, and set the reference voltage Vref = 200mV. Producing the inverse power
surface over a range of sampling- and cutoff frequencies, for loopfilter orders 2 through 5 gives us the
projected minimum power consumptions, summarized in table 6.1:
N 2 3 4 5
P [µW] 308 164 195 257
Table 6.1: Projected power consumption of CT Σ∆-modulators for orders 2 through 5.
The second order loopfilter is limited by necessitating a fairly high sampling frequency, whereas for
higher orders, the low MSA is the main constraint. Hence, a third order loopfilter is chosen, the cutoff
frequency was set to 80 kHz and the sampling frequency to 1.4MHz, equivalent to an OSR of 70 for a
bandwidth of 10 kHz.
6.4 Simulations
In order to verify the CT Σ∆-modulator performance prior to implementation, a series of simulations
were performed using a MATLAB simulink model for ideal behavioral simulation. In fig. 6.8 (a), the
SNDR curve resulting from applying a sweep of 100 input amplitudes over the entire input range is
shown. A peak value SNDR of approximately 72 dB results at a maximum input amplitude of 0.71.
After the MSA is surpassed, the SNDR is seen to drop abruptly as the modulator goes unstable for these
simulations.
The MSA projected by the Gaussian stability criterion was 0.72, showing good correspondence
with the simulated MSA value. The maximum SQNR estimated by eq. (4.45) however, overestimated
the SQNR by approximately 10 dB giving a value of 82.5 dB for the given modulator configuration.
This estimation is still much better than the estimation obtained from the simple estimation formula
given in eq. (4.38), which projects a maximum SQNR of 109.5 dB for this configuration.
To investigate the effect of intersymbol interference, slew-rate limiting was induced in the feedback
waveform as shown in fig. 6.9, where T is the sampling period.
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Figure 6.8: Simulated SNDR over the Σ∆-modular input range and sensitivity to intersymbol interfer-
ence.
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Figure 6.9: Non-equal rise and fall time in DAC feedback waveform.
A sweep of values for the τ/T -ratio was done, resulting in the curve shown in fig. 6.8 (b). This
curve shows that the modulator is highly sensitive toward any intersymbol interference, indicating that
τ/T -ratios smaller than 0.03 % should be guaranteed for a performance degradation of less than 3 dB.
To get an estimate for the maximum acceptable clock jitter, eq. (6.29) is used, which is replicated
below for convenience:
SNRNRZ = 10 log
(
OSR ·A2
2σ2∆y (σj/T )
2
)
(6.29)
For 10 bits performance, we have SNRNRZ = 62dB. The variance of the output difference signal:
σ2∆y = y(n)− y(n− 1), was found by simulation to be approximately 2.1. Thus for a clock frequency
of 1.4 MHz, i.e. OSR=70, and an MSA of 0.72 we find that rms jitter should remain below 1.7 ns.
For achieving less than 3 dB performance degradation due to finite integrator gain, eq. (4.66) gives
us that the gain should exceed 21 dB, which is easily fulfilled. The 3 dB SNDR degradation due to
integrator leakage is verified by simulation.
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Figure 6.10: Differential third order CT Σ∆-modulator employing Gm − C integrators.
Figure 6.11: Chip microphotograph of the implemented Σ∆-modulator.
6.5 Implementation
All the integrators are implemented using the fully differential transconductor of fig. 6.4. A block
diagram of the resulting third order CT Σ∆-modulator is shown in fig. 6.10. A couple of standard
library D-flip-flops, which are not shown in the block diagram, captures the comparator output, prior to
feeding it back to the switches controlling the feedback voltage. All feedback switches are implemented
as NMOSTs, which are scaled according to the integrator feedback Gm scaling. A slightly delayed
version of the clock is used for the D-flip-flops to ensure that the comparator output has settled before
capture. The slight delay was set to 25 ns, and is implemented using standard library delay cells.
The reference voltages are generated off-chip and buffered using standard cell opamps on-chip. A
chip microphotograph of the implemented third order CT Σ∆-modulator is shown in fig. 6.11. The
implementation includes a digital decimation filter, which is the square block in the left of the photo,
which remains to be tested at the time of writing. The technology chosen for the implementation was
the AMS 0.35µm N-well, CMOS process, which features poly-poly capacitors and four metal layers.
The integrating capacitors were created using poly-poly capacitors. The different feedback coeffi-
cients were synthesized by scaling the aspect ratio of the two transconductor input MOSTs. A summary
of key parameters for the implemented integrators is given in table 6.2.
The preamplifier stage in the comparator was biased with a tail current of 2µA. The output latch
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Int1 Int2 Int3
Reg. loop GBW [MHz] 10 4 2.8
Integrator DC gain [dB] 70 70 58
Branch bias current IB [µA] 3 1.25 0.75
Capacitor size [pF] 7.5 1.75 1.25
Power consumption [µW] 64.8 27 20.7
NEF 12 16.5 16.3
Table 6.2: Integrators summary.
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Figure 6.12: Typical Σ∆-modulator output spectrum.
stage of the comparator was biased at VDD = 3.3V, in order to bring the comparator output level to
the native full digital levels of the technology. A slightly higher comparator power consumption of
10.2µW results.
From the power consumption reported, it is noticed that in excess of 50 % of the power consumption
stems from the first integrator.
6.6 Measurements
The digital output stream from the CT Σ∆-modulator was captured using a Hewlett-Packard digital
oscilloscope, model HP54645D. For clock generation an HP33120 signal generator was used. Each of
the reference voltages were generated on the test board.
A typical output spectrum from the modulator is shown in fig. 6.12. The harmonic performance
is seen to be dominated by the second harmonic in the spectrum. As the circuit is fully differential,
it would be expected that the third order harmonic would dominate. This dominance of the second
harmonic was seen across the entire set of test chips. At the time of writing, the cause of the second
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Figure 6.13: Typical SNDR curve for the Σ∆-modulator.
harmonic is unknown. A possible cause for the second harmonic could be mismatches in the input
transconductor MOSTs. As these MOSTs for each polarity of the input can not be laid out in finger-
based common-centroid fashion, but rather are laid out separately with close proximity to each other,
they are more prone to mismatch. It can be noticed that the same dominance is reported in [70].
The initial specification for the Σ∆-modulator was to achieve a SNDR equivalent to 10 bits, i.e. 62
dB, over a 10 kHz bandwidth. The average maximum SNDR achieved over this bandwidth was 57.7
dB for an 340 Hz input tone and 55.4 dB for an 1860 Hz input tone. By reducing the bandwidth to the
nerve signal bandwidth, i.e. 400 Hz - 4 kHz, the average maximum SNDR rose to 61.2 dB and 58.4 dB
for the 340 Hz tone and the 1860 Hz tone respectively. The applied reference voltages were set at +/-
70 mV, and the input signal magnitude was set to 120mVpp.
The measured SNDR over a range of input amplitudes is shown in fig. 6.13 for one of the test
chips. The applied test tone frequency for this curve was 340 Hz and the SNDR was evaluated over a
frequency range of 400 Hz to 4kHz. The SNDR slope attains it’s maximum in the range [-3; -1] dB
from full scale, whereas the calculated MSA was at 0.72, i.e. -2.85 dB. The input dynamic range is
found to be approximately 66 dB. The power consumption of the ADC was measured to be 108µW
excluding bias circuitry and input/output buffer circuitry.
6.7 Summary
The subject of this chapter was the implementation of a continuous-time Σ∆-modulator suitable for
quantization of pre-amplified nerve signals. Using the performance estimation methods derived in
chapter 6 and a few simple scaling rules for the internal sizing of the integrator capacitors and transcon-
ductors, a method for finding the most power-efficient configuration of a CT Σ∆-modulator is shown.
As we have specified a desired performance in terms of SNDR of 10 bits, a third order modulator
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is found to be suitable for our needs. Although 10 bits is a high specification for the modulator input
signal, this medium resolution also serves to show the ability of Σ∆-modulators to achieve medium-to-
high resolution without harsh requirements imposed on the analog building blocks.
From the simulated behavior, high sensitivity toward the feedback waveform from the quantizer
output is found. Indeed, the need for a very low jitter clock could prove to be the bottleneck in the
implementation of a high resolution system using a NRZ feedback waveform. The effect of intersymbol
interference can be eliminated by the use of a RZ feedback waveform and the jitter sensitivity can
be alleviated by changing the feedback waveform [74], however potentially at the cost of a higher
integrator power consumption.
From the measurements of the implemented circuit, we see that 10 bits SNDR performance is not
quite achieved over the initially specified 10 kHz bandwidth, but only by evaluating the noise and dis-
tortion over the nerve signal bandwidth itself do we achieve this performance. The main limitation is the
second harmonic which is clearly dominating the harmonic performance though the designed integra-
tor circuit is fully differential. The observed noise floor is also clearly flattened at inband frequencies,
yielding a poorer SNR. As a resolution of less than 8 bits would probably suffice in the quantization
of nerve signals, the required 10 bits in the specification gives us a good margin for allowing non-ideal
effects.
Low power consumption is achieved in the prototype ADC as only 108µW is consumed. This was
however without on-chip voltage references which would need to be generated and buffered for a fully
integrated solution. Also, unless a high-quality clock can be guaranteed to be supplied from the outside
world, a highly jitter-free on-chip clock generator would need to be implemented, which may prove to
be a non-trivial task to design and increase power consumption significantly.

CHAPTER 7
A CMOS CURRENT STEERING DAC
The subject of this chapter is the presentation of an implemented DAC. For the project at hand, the
focus was aimed at implementing a generic high-resolution, high-speed DAC. The specifications of this
work is to obtain 14 bits of static accuracy, and to obtain a high SFDR at a maximum update rate of 200
MS/s.
Such a design is not directly applicable to implantable circuits, as extremely high update rates are
seldom needed and since the power consumption of such a high-speed device is not compatible with
telemetry-powered units. However, the current steering principle is easily downscaled to fulfill other
less stringent requirements, with resulting lower power consumption. The current steering principle is
well suited for driving cuff electrodes as these require pulsed currents. Hence a specific driver can be
omitted in an actuator design, when a current steering DAC is employed for the D/A conversion of the
stimulus pulse control signal [7].
For a greater number of channels in stimulators, higher DAC operating speeds could be justified.
Rather than implementing large arrays of DACs, a single high-speed DAC could be utilized for driving
the stimulators in a multiplexed manner. For such a DAC, spectral purity is essential, i.e. a high SFDR
is required. An example of an implantable multichannel stimulator for muscle control is given in [8].
Here, up to 32 channels need to be driven with 8-bit accuracy at a 1µs resolution. A neural stimulator
capable of 64 channel operation is presented in [75]. In this design, micro-machined silicon probes are
used for neural stimulation, where one of the applicable areas is cochlear stimulation. Furthermore, reti-
nal prosthesis could be mentioned, as these types of implants require a very high number of stimulators
for sufficient resolution.
7.1 DAC Architecture
A schematic of the overall DAC architecture is shown in fig. 7.1. The DAC is three-way segmented,
where the 5 MSB bits are implemented by thermometer decoded trimmed current sources to achieve
the overall 14 bit accuracy. The remaining 9 LSB bits are split two-way into yet another thermometer
decoded DAC, which implements the upper 4 LSBs, whereas the remaining 5 LSBs are implemented
in a binary array.
The employed technology is the ST 0.18µm CMOS process. The chosen process has a limited
supply voltage of 1.8 V, hence feeding the output resistors directly from the DAC current sources is
not feasible. Instead, a current folding output stage is used for ensuring sufficient headroom for the
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Figure 7.1: 14 bit DAC architecture.
desired voltage swing. Furthermore, the output stage provides a virtual ground node suitable for current
summing at the DAC current source output terminals. The requirements for the output impedance of
the individual current cells can be relaxed as the current cell output voltage is fixed by the output stage.
Achieving 9 bits of intrinsic accuracy is within the capability of the technology without requiring
excessively large MOSTs, which is the reason for the DAC partitioning into the calibrated current
sources for the MSBs. Each of the MSBs carry a nominal current of 500µA. The accuracy of the MSB
current sources is ensured by sequentially calibrating each of the sources. This is done fully in the
background, as the MSB sources are implemented as floating sources and thus have their tail currents
available for the calibration circuit without affecting the overall DAC operation. When a MSB source
is not being calibrated, the tail current is dumped to a current sink. To ensure monotonicity, the last of
the calibrated sources in the array, MSB0, is used as a reference for LSB DAC.
The LSB DAC is implemented by having the coarse upper 4 LSBs (ULSBs) implemented as a
segmented DAC in order to reduce static nonlinearity. Each of the ULSB current sources carry 1/16
of a MSB cell current, i.e. 31.25µA. The last of the matched sources in the ULSB array serves as a
reference for the remaining 5 lower LSBs (LLSBs). The LLSBs are binary decoded and implemented
by having a number of unit current cells in parallel for each bit to ensure good matching.
The DAC full scale output current is 16 mA, which leads to an LSB current given by: ILSB =
16mA/214 ≈ 977 nA. Each of the DAC current outputs is loaded by an external 25Ω resistor to
produce the output voltage. The full output voltage swing is thus 400 mV.
7.2 Circuit Description
The implementation of a trimmable floating current source proved to be the most complex task of the
overall DAC design. The majority of this section is therefore dedicated to the description of the MSB
array and the necessary auxiliary circuitry.
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Figure 7.2: Floating current source.
7.2.1 MSB Cell
The schematic of the floating current source is shown in fig. 7.2. Transistors denoted by ’Q’ are used
for biasing, whereas the actual current source transistors are denoted by ’M’. For a given reference
current Iref , a voltage is developed relative to the biasing voltage Vref : |VGS,Q1| = |VGS,Q3|, which
yields a secondary current IDS,Q3 which is mirrored by Q4-M4. The negative feedback loop consisting
of M2-M3 hereby establishes VGS,M3. For equal dimensions we then have that |VGS,Q1a| = |VGS,M3a|,
yielding the same current flowing in transistors Q1a and M1a.
The trimming feature of the current source is achieved by making the VGS of transistor M1b
trimmable. By controlling the gate voltage Vtrim, we can trim a given fraction of the total output
current to the desired value. The current partitioning between M1a and M1b is determined by matching
performance and allowable swing for the trim voltage. For a trim voltage swing of +/- 100 mV, letting
16 % of the MSB current flow in M1b was found to be sufficient, i.e. the M1b MOST carries a nominal
bias current of 80µA.
Besides from establishing VGS,M3, M2 furthermore serves to boost the top output impedance of
the current cell. Acting as a regulated cascode, M2 not only offers an output resistance of rds2, but is
boosted by the gain of the loop consisting of M1a, M3, M3c, M4 and M2. An approximate expression
for the top DC output impedance can be shown to be:
Ztop = rds2
(
1 +
gm2gm3rds4
gm1
)
(7.1)
which attains a simulated value in excess of 1MΩ over all process corners. The high DC output
impedance ensures the static performance to be within the specifications. A trade-off between high out-
put impedance and low noise performance exists for higher frequencies. For noise reduction purposes,
the CN capacitor was inserted in the MSB cell regulating loop, thus reducing the noise bandwidth. As
a result, the MSB top output impedance will exhibit roll-off at higher frequencies as the dominant pole
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in the loop is encountered. This dominant pole is approximately given by:
fp =
1
2πCNrds4
(7.2)
As low-noise performance was desired, the CN capacitor was set to a value of 10 pF, resulting in a
simulated pole frequency of 100 kHz. Thus for high DAC update rates, higher sensitivity to the switch
transients should be expected due to the limited MSB cell recovery time.
The floating current source tail node is used by the trim circuit which operates at low speeds com-
pared to the overall DAC update rate. By cascoding the current source pair, a high tail output impedance
is guaranteed, ensuring low sensitivity to the continuous background calibration process.
7.2.2 Trim circuit
The concept of self-calibration in the DAC MSB current sources is introduced in [22], where a non-
floating current source is calibrated by diode-coupling the current source MOST to a reference current,
and the MOST gate-source capacitance is used for holding the charge during operation. As the trim
voltage holding capacitance Chold, is independent in our proposed floating current cell, calibration by
diode-coupling is not possible. In [25], a Σ∆-modulator is used for quantizing the MSB cell output
current value. The trimming value is then computed in the digital domain, where-after a trim voltage
is generated using a separate DAC dedicated for this task. As such a scheme seems unnecessarily
complicated, we propose an analog-only trim circuit which is shown in fig. 7.3. The trim circuit is
continuously applied to the individual MSB cells through a switching scheme. In order to retain the
trim voltage for the individual cell, the storage capacitor Cstore is included in the MSB cell. The
employed opamps are identical folded cascode type OTAs.
The IREF+IB current flowing in the right branch of the trim circuit is mirrored by M5-M6. At node
A, the MSB cell current is summed with the reference current and any discrepancy ∆I = IREF−IMSB,
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will flow to node B and produce the trim circuit output regulating voltage. This regulating voltage is
then applied via the source-follower M4, to the trimmable part of the MSB cell M1b, when switch Sa is
closed. The reason for utilizing the source follower M4, is to be able to employ a MOST for the Cstore
capacitor as the gate oxide has the largest sheet-capacitance available in process, hence minimizing
capacitor area.
The trim circuit basically consists of an opamp regulated cascode current mirror. The reason for
using OTAs in the trim circuit is two-fold:
• The trim circuit current input node A, is at a virtual ground node suitable for current summing.
The input impedance is given by:
rin(s) =
1
gm5c (1 + A(s))
(
1 +
RL
rds5c
)
(7.3)
where A(s) is the gain of the opamp and RL is the finite output resistance of the biasing current
source.
• The trim circuit output node B, producing the regulating voltage is at a high impedance approxi-
mately given by:
rout ≈ RL ‖ rds5gm5crds5cA(s) (7.4)
As the trimmable part of the current source M1b, only carries 16 % of the MSB current, the loop gain
requirements are modest. If we assume the residual errors of each of the 32 MSB current cells to be
uncorrelated, the necessary minimum loop gain is approximately:
Aloop,min >
√
32
0.32IMSB
ILSB
≈ 60 dB (7.5)
The simulated DC gain of the loop was found to be approximately 85 dB, providing a good margin and
ensuring low residual offsets.
The switch Sa in fig. 7.3 is implemented as a single NMOST. As the load of switch is the gate
of source follower MOST M4, the switch MOST can be minimum size. During the off-state of the
switch, some leakage current Ileak,N , will inevitably flow through the reverse-biased junction diode
connected to Cstore. As shown in fig. 7.4, this effect can be partially alleviated by employing a dummy
PMOST which is always in the off-state. The PMOST junction leakage current will then compensate
the NMOST leaking resulting in the residue leakage given by: Ileak = Ileak,N−Ileak,P . As qualitatively
shown in fig. 7.4, this leakage current will then in turn modulate the MSB cell output current as the gate
voltage of M1b changes. The maximum change in the MSB cell current is then given by the leak time
which is dependent on the number of MSB cells which are to be trimmed: Tleak = 32 · Ttrim, where
Ttrim is the trim time for the individual MSB source. Hence we have:
∆IMSB,max = gm1b
IleakTleak
Cstore
(7.6)
The resulting rms error power is given by:
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Figure 7.4: Diode leakage from Cstore.
∆I2MSB,rms =
1
Tleak
∫ Tleak/2
−Tleak/2
(
gm1bIleak
Cstore
t
)2
dt =
∆I2MSB,max
12
(7.7)
Assuming that all the error powers resulting from the 32 individual MSB cells are uncorrelated, we
have the resulting RMS error due to junction leakage:
Ileak,error(rms) =
√
32∆I2MSB =
√
32
12
∆IMSB,max (7.8)
We require that this resulting total error due to leakage should be much smaller than the quantization
error in the MSB cell: √
32
12
∆IMSB,max  ILSB√
12
(7.9)
Inserting the expression in eq. (7.6) in eq. (7.9) we can derive an expression for the minimum allowable
storage capacitor Cstore:
Cstore ≥
√
32gm1bIleakTleak
ILSB
(7.10)
Estimation of the leak current was done by simulation and a suitable storage capacitor size of 10 pF
was chosen.
The trim loop GBW is to a first order determined by the M1b transconductance and the storage
capacitor:
GBWloop =
gm1b
Cstore
(7.11)
which was found to be approximately 10 MHz in the simulations. The GBW of the regulating OTAs
was set to 100 MHz to provide a wide margin from the trim loop speed. The DC gain of the OTAs is 60
dB.
7.2.3 MSB Cell Trim Sequence
In fig. (7.5) the MSB trim signals and a simplified schematic is shown for a trim sequence of two MSB
cells. For each MSB cell, the trim cycle consists of five phases during which trim control transfer,
trim setup and actual trimming is performed. A walk-through of the trimming of the two shown MSB
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Figure 7.5: Trim sequence of MSB cells.
sources starting from the trim phase 3 of MSB cell 1 will be given in the following:
1. Starting from phase 3 of fig. (7.5), trimming of the first MSB cell is done. The calibrate switch
Sc1is on whereas the dump switch Sd1 is low directing all the MSB cell current IMSB, to the
trim circuit. As the apply switch Sa1 is on, the trim loop for MSB cell 1 is closed as depicted in
fig. 7.3 charging the storage capacitor Cstore1. Simultaneously as MSB cell 1 is being trimmed,
the prior calibration voltage of MSB cell 2 is being transferred via a buffer to Cclamp in the clamp
circuit in the lower left of the schematic.
2. The trimming of MSB cell 1 ends as Sa1 goes low in phase 4 . Simultaneously, the charging of
Cclamp ends.
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3. Phase 5 starts the transfer of the trim circuit from MSB cell 1 to MSB cell 2. As switch St is
enabled, the clamping circuit effectively clamps the output of the trim circuit to the value stored
on Cclamp, i.e. the calibration voltage of MSB cell 2. Saturation of the output of the trim circuit
due to transient currents during trim transfer is thereby avoided.
4. In phase 1 , the output currents of the MSB cells are redirected to Vdump and the trim circuit
respectively. Hence for MSB cell 1, Sd1 goes high and Sc1 low and vice-versa for MSB cells
2. For each Sd-Sc pair, a small time overlap ∆T is inserted. The time-overlap serves to ensure
that there always exists a path for the current in order to prevent voltage excursion at the M1
pair drain nodes. The current input node of the trim circuit and the current dump node are both
low-impedance nodes kept at the same voltage. Hence the sum of currents flowing to Vdump and
the trim circuit input is always constant.
5. For the final step of the trim transfer, the MSB cell 2 trim voltage apply switch Sa2 is turned on in
phase 2 . However, as the clamp switch St is still enabled, the calibration voltage of MSB cell 2
is set to the value previously stored on Cclamp, i.e. the prior MSB cell 2 calibration voltage. This
shows the second advantage of the clamp circuit: Voltage excursions on the MSB cell trimming
node which would otherwise cause glitching in the MSB cell output current, are avoided.
6. As St goes low and we enter phase 3 for MSB cell 2, clamping of the trim circuit output ceases
and the trim loop is closed for MSB cell 2.
In the trim sequence, we saw that the clamping circuit has a two-fold justification: To hold the output
of the trim circuit at a known value during transfer of trim control to avoid saturation of the high-
impedance trim circuit output. Also, as a significant amount of parasitic capacitance may be present on
the Vtrim line as shown in the figure, charge sharing between the storage capacitor Cstore of the MSB
cell and Cparasitic as the trim loop is closed could cause a severe glitch at the MSB cell output current
with a maximum peak of:
iglitch,max =
Cparasitic
Cparasitic + Cstore
Vtrimgm1b (7.12)
Any such glitching would be visible as frequency spectrum spurs located at some fraction of the trim
clock frequency. The clamping circuit unity gain buffer is implemented as a single folded cascode OTA
with a GBW of 70 MHz and a DC gain of 60 dB.
The number of clock cycles available for the actual trim phase, i.e. phase 3 , was made con-
figurable by two bits controlled off-chip. This feature enables us to accommodate differing leakage
currents and to ensure that incomplete calibration of a source does not occur. The total number of clock
cycles per full trim cycle and the resulting MSB refresh rate for a system clock frequency of 200 MHz
is summarized in table 7.1. The trim clock is derived from the system clock in order to be able to
synchronize the trim switching with the output switch activity.
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Delay [0:1] 00 01 10 11
Number of clock-cycles 25 73 265 1033
MSB refresh rate [kHz] 250 85.6 23.6 6.05
Table 7.1: Delay settings and resulting MSB refresh rate.
7.2.4 MSB Array Switching/Layout Considerations
The thermometer decoded MSB array was laid out in three rows and eleven columns. The MSB sources
are calibrated starting at the upper right of the array, and then done from right to left for each of the
rows as indicated in fig. 7.6(a). An exception is source number 31, as this current source is the starting
point of the calibration sequence.
Located in the far left column, are the current cells which have special tasks. The current reference
cell is located in the top left. Cell number 31 is used as a reference for the succeeding ULSB array and
cell number 15 constitute the mid-code cell.
For the given calibration sequence, the MSB error due to leakage will constitute a symmetrical error
around the mid-code cell number 15 as shown in fig. 7.6(b). As each current source is trimmed, the
static linearity is guaranteed. The output switching sequence for the MSB array is shown in fig.7.6(a).
300291282273264ref
25524623722821931
2010191118121713161415
Calibration Sequence
1514210 16 28 29 30
(a) MSB array switching sequence (b) MSB array error distribution
Figure 7.6: MSB current cells switching sequence and calibration error distribution.
For a signal centered around mid-code, both half-phases of the signal will see the same error due to the
error symmetry ensured by the calibration sequence. Thus the pair-wise grouping of the thermometer
decoded current cells will minimize even order harmonics.
7.2.5 ULSB and LLSB Arrays
Both the ULSB and LLSB current source arrays were implemented as simple cascoded MOST current
sources as shown in fig. 7.7. The last of the trimmed current sources in the MSB array, i.e. MSB source
number 31, is used as a reference for the ULSB array. As the ULSB array is thermometer decoded, all
of the current sources carry the same unit current.
The last of the ULSB current sources is used as a reference for the LLSB array. As the LLSB array
is binary decoded, the current carried by the sources is bisected for each downward bit-step toward the
LSB, as indicated in the figure.
Each of the unit ULSB sources consists of four unit MOSTs. For the layout of the ULSB array, a
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Figure 7.7: ULSB and LLSB array implementation.
unit MOST was placed in each quadrant in the array. As each unit current source is distributed across
the array in a symmetrical manner, a common centroid layout for the ULSB array is achieved.
For the LLSB array, all the binary current sources are constructed from a number of unit MOSTs.
The smallest binary current source, i.e. the LSB source, is composed of two such unit MOSTs. To
achieve a common centroid layout for the unequally sized LLSB sources, the unit MOSTs were placed
in a chessboard configuration ensuring equal distribution over the LLSB array [31].
The size of the unit MOST in each array was determined by matching considerations, and was set
to 20µm/9.3µm for the ULSB and 2µm/8µm for the LLSB unit MOST respectively.
No special effort was put into the switching scheme of neither the ULSB or the LLSB array, and
straight sequential switching is used in both arrays.
7.2.6 Output Switch Banks
All current source output switches were implemented as PMOST pairs. A schematic showing the output
switch and the digital control circuitry is given in fig. 7.8. The size of the switch MOSTs is determined
by the allowable voltage drop. In our case, the switch MOSTs were designed for a 50 mV voltage drop,
which yields switch MOSTs with an aspect ratio of 40µm/0.18µm for the MSB cells. The succeeding
switch banks for the two sub-DACs were scaled according to the current ratio.
DFF 50 mV
Q
QN
IDACClk
Qin
tovQ
QN
Figure 7.8: Current source output switch and digital control circuitry.
The switch timing control was implemented to ensure that a current path always exists. Using the
simple digital circuit in fig. 7.8, a small overlap period tov, is ensured in the switching waveforms. By
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Figure 7.9: DAC current-folding output stage.
controlling the load driven by each of the NOR gates, the length of the overlap period can be controlled.
In our case, the overlap period was set to 250 ps.
To match the different loads seen by the digital circuitry, digital buffers scaled according to switch
size were inserted to drive the switch gates.
7.2.7 Output stage
A schematic of the output stage is shown in fig. 7.9. As explained earlier, the low voltage overhead ne-
cessitates the current folding stage to provide sufficient headroom for the output voltage swing. The M3
transistors act as folded cascodes for the DAC signal currents, which are represented by the iDAC+/−
sources. These cascodes are regulated by a very simple OTA consisting of two common-source stages
in parallel. The primary merit of such a simple OTA is the ability to attain high speed. The resulting
input impedance seen from the DAC is thus given by:
Zin(s) ≈ 1
gm3 (1 + A(s))
(7.13)
where A(s) is the regulating OTA transfer function.
As each MSB current cell carries a current of 500µA, the total current swing of 16mA sets the
required bias current IB1. For a bias current of 18mA, the large signal currents in the M3 MOSTs
will vary between 2mA and 20mA. This will cause a large variation of the M3 gm, and cause the
settling behavior to be non-equal for the positive and the negative outputs. Furthermore as this settling
behavior is code dependent, harmonic distortion will result and grow progressively worse with higher
input signal frequencies, as the DAC signal currents will change at an increasingly rapid rate.
To counter the nonlinear settling, a RZ scheme has been included in the output stage. In fig. 7.9, the
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S1-S4 MOSTs constitute the RZ circuit. As all switch MOSTs are of equal dimension, the DAC signal
current will be split equally into the cross-coupled branches and cancel the signal current of opposite
phase. Another major reason for including a RZ scheme, is to mask any glitching stemming from the
DAC during switching.
The frequency domain magnitude response of the RZ scheme can be written as [11]:
|RZ(f)| = τ
T
∣∣∣∣∣sin
(
πf τT
)
πf τT
∣∣∣∣∣ (7.14)
where the duty cycle is given by τ/T · 100%.
From eq. (7.14), we see that the price paid for employing the RZ scheme, is that signal power
directly proportional to the RZ signal duty-cycle will be lost, i.e. half the signal energy for a 50 % duty
cycle. An added benefit is that since the output signal is of zero-order-hold type, the frequency domain
roll-off improves in an inverse proportional manner with the duty cycle.
The duty cycle of the RZ also sets the minimum required GBW of the regulating OTA. If we assume
a first order settling behavior, the necessary GBW for settling within B bits and a 50 % duty cycle is
given by:
GBW ≥ 1
2π
(B + 1) ln (2) fs (7.15)
where fs is the DAC update frequency. For 14 bits accuracy and a DAC update frequency of 200 MHz,
eq. (7.15) resolves to a minimum GBW of 331 MHz. The implemented regulating OTA features a sim-
ulated GBW of 600 MHz and a DC gain of 70 dB, providing a good safety margin for the requirements.
7.3 Measurements
A microphotograph of the implemented chip is shown in fig. 7.10, where the major blocks are high-
lighted. The employed 0.18µm process, features 6 metal layers and a single poly layer.
7.3.1 Static Measurements
The static performance of the DAC was measured by stepping through all 14 bit input codes and record-
ing the DAC output. As a very precise reference current source is needed for the static measurements,
a HP4156A Precision Semiconductor Parameter Analyzer was used for sourcing the reference. The
resulting INL and DNL are shown in fig. 7.11. Here, the INL is based on a best-fit line to the observed
data. Spikes are clearly discernible in the DNL plot. These stem from each time one of the thermometer
decoded MSB sources is switched, i.e. every 512 steps. These are also visible as the main ripple in the
INL plot. The maximum integral and differential nonlinearity observed over the 16384 codes are:
INLMAX = 0.65 · VLSB
DNLMAX = 0.55 · VLSB
(7.16)
A zoomed view of the INL is shown in fig. 7.12. Here, the DAC segmentation is clearly visible. The
jump visible in the middle of the zoomed view is the switching of one of the MSB sources, whereas the
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Figure 7.10: 200 MS/s 14 bit DAC microphotograph.
smaller jumps every 32 steps result from the switching of an ULSB source.
The maximum INL is slightly above the prescribed 1/2 LSB [12]. The transition that causes the
slightly elevated INL value is due to the switching of the MSB sources. The main reason is believed
to be the current mirror responsible for feeding the calibrated MSB current to the ULSBs. This current
mirror has a 10 bit accuracy requirement imposed upon it, which may not be achieved in the fabricated
circuit.
7.3.2 Dynamic Measurements
For generating the digital input data in the dynamic test setup, a HP16522A pattern generator was used.
This pattern generator features a memory depth of 250 K vectors, at a maximum frequency of 200 MHz.
The digital input sine was generated such that phase continuity was ensured for a cyclically repeated
sequence. The dynamic performance is limited by the static performance at low signal frequencies. As
the the signal frequency is increased, dynamic error effects start to dominate and typically appear as
harmonic spurs in the output spectrum.
For the following measurements, the configurable trim time for the individual MSB cells was set to
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Figure 7.11: Integral nonlinearity and differential nonlinearity of the 14 bit DAC.
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Figure 7.12: Zoomed view of the integral nonlinearity.
it’s minimum setting, i.e. 21 clock cycles.
To illustrate the effect of the RZ-scheme, two example DAC output spectra are shown in fig. 7.13.
The spectra were recorded using a Rohde and Schwarz model 1066.3010.30 spectrum analyzer. Here,
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(a) RZ scheme disabled. (b) RZ scheme enabled.
Figure 7.13: Example output spectra with a tone at 20 MHz and an update frequency at 200 MHZ, i.e.
SUFR=0.1.
a signal frequency of 20 MHz is applied at an update rate of 200 MHz. For both spectra, the SFDR is
dominated by the third harmonic. It is seen that SFDR is improved by approximately 10 dB when the
RZ-scheme is applied. The RZ duty cycle was set to 33 %, equivalent to a signal loss of 3.5 dB which
is also clear from the drop in tone energy seen from the spectra.
To investigate the general SFDR performance for the DAC over input frequency range, a full scale
sine was applied at increasing tone frequencies for two DAC update frequencies of 100 MHz and 200
MHz. For each input frequency, the SFDR both with and without the RZ-scheme enabled was recorded.
For the low update frequency, the lowest signal-to-update-frequency (SUFR) investigated was 1 %,
whereas the lowest input tone frequencies at the 200 MHz update rate was set to SUFR=0.125%, i.e.
fsine ≈ 250 kHz. The resulting SFDR graphs for each update frequency are shown in fig. 7.14(a) and
(b) respectively.
From both graphs, it is clear that the RZ-scheme improves the SFDR for increasing signal frequen-
cies. However, for lower input frequencies, fig. 7.14(b) reveals that the dynamic nonlinearities imposed
by the RZ-switches themselves will dominate the spectrum. Hence, the advantage of the RZ-scheme
is lost for low input frequencies. The cross point of the SFDR curves in fig. 7.14(b) is seen to be
approximately at SUFR=0.5%, i.e. 1 MHz at a 200 MHz update rate.
Dependent on the delay setting, spurs resulting from the trimming of the MSB array will appear
in the DAC output spectrum. For the [00] delay setting, the rate at which the MSB sources are being
exchanged for trimming is given by: fMSB,exh = fclk/21 ≈ 9.5MHz, for an update rate of 200 MHz.
The other delay settings allocate more clock cycles for the trim phase and will thus result in spurs at
lower frequencies. The DAC output power noise spectrum is shown in fig. 7.15. Just below 10 MHz,
the calibration spurs are identified. As the maximum spur energy is at -97 dBm, the spurs will not limit
122 CHAPTER 7. A CMOS CURRENT STEERING DAC
10−2 10−1 100
45
50
55
60
65
70
75
SUFR [f
sine/fclk]
SF
DR
 [d
B]
RZ
NRZ
(a) Update frequency = 100 MHz.
10−3 10−2 10−1 100
40
45
50
55
60
65
70
75
80
85
SUFR [f
sine/fclk]
SF
DR
 [d
B]
RZ
NRZ
(b) Update frequency = 200 MHz.
Figure 7.14: SFDR for various input tone frequencies and two different DAC update frequencies.
the overall SFDR at any SUFR. As the MSB exchange rate for trimming is highest at the [00] delay
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Figure 7.15: DAC noise floor and spurs stemming from the trimming of the MSB array.
setting, this also represents a worst-case condition as the MSB refresh rate is highest at this setting.
Testing spurious performance at the other delay settings acknowledges this fact as the spurs recede and
become indiscernible from the DAC noise floor.
The other parameter which was also extracted from the noise floor measurements, is the average
noise floor which was found to be -159.7 dBm/Hz, equivalent to 2.3 nV
√
Hz.
7.4 Summary
The measured DAC performance and key specifications are summarized in table 7.2.
7.4. SUMMARY 123
Supply Voltage (Analog and Digital) 1.8 V
Max. clock frequency 200 MHz
Analog supply current 48.7 mA
Digital supply current 5.3 mA
Power consumption 97 mW
Resolution 14 bits
Max. differential output current 16 mA
Max. INL 0.65
Max. DNL 0.55
SFDR @ fsignal = 250 kHz 84 dB
Output noise floor −159 dBm/Hz⇒ 2.3 nV/√Hz
DAC core area 0.98mm2
Table 7.2: DAC key specifications and performance summary.
From the static measurements we have shown that the trimmed current source technique is applica-
ble to high resolution DACs. The achieved static linearity is slightly above 1/2 LSB. It is conjectured
that the main contributor to the slightly degraded static linearity, is the current mirror which serves to
convey the last trimmed MSB source current to the ULSB array. This is corroborated by inspection of
the INL curve, which features relatively large jumps at each 512 steps, i.e. each time an MSB source is
switched. By increasing the number of MSBs to be trimmed, the matching requirements of the ULSB
reference mirror would be relaxed and better static performance would be expected. However, increas-
ing the number of trimmed MSB by one, comes at a cost of doubling the number of MSB current cells
to be calibrated.
In the dynamic measurements, the linearity was seen to deteriorate rapidly as the input signal fre-
quency was increased. To mitigate the deteriorated SFDR, a RZ-scheme was employed in the output
stage for masking the transient behavior of the DAC. The RZ-scheme was seen to enhance the SFDR
significantly at higher signal frequencies, whereas the nonlinear settling introduced by the RZ switches
themselves, was seen to dominate at low signal frequencies. The price paid for introducing the RZ-
scheme, is that a fraction of signal energy proportional to the RZ signal duty cycle is lost.
In [25], a similar RZ-scheme is employed albeit without significant SFDR loss at low input signal
frequencies, thus demonstrating the feasibility of a RZ-scheme also at low input frequencies.
By utilizing floating current sources, a fully background trimming technique could be utilized for
the MSB current sources, thus enabling minimum dynamic impact on the DAC output. This was con-
firmed by the measurements, where the spurs inevitably introduced by the background switching were
seen to have insignificant power levels.
An area for improvement would be the current cell output switch control signals. These control
signals are presently distributed from a central register to the individual switch pairs. For better syn-
chronization, a latch should be included for each switch pair and a good clock tree should be employed
to ensure low clock skew. The output switch on-time overlap presently used, could also be improved.
In [24], a switch driver which shifts the cross-point of the switch control signals is proposed. Thereby
the simultaneous switch on-time is minimized, while ensuring a current path at all time.

CHAPTER 8
CONCLUSION
In this thesis, circuitry for the interfacing of sensors and actuators has been treated. Although the
entry-point of this treatise was in the field of sensors and actuators for implantable biomedical circuitry,
the solutions presented can be applied to a wide range of applications. Many sensors are characterized
by weak output signals and relatively low bandwidths as is the case for the nerve cuff electrode sensor.
Another design requirement such as low-power, is a necessity in most any portable device imaginable.
For the sensor interface, we have treated weak signal amplification and analog to digital data con-
version of the sensor output. Two prototype cuff-recorded nerve signal instrumentation amplifiers have
been developed during this study. Both versions consist of two individual stages to achieve a high gain
in a controlled manner. The first version is characterized by a relatively simple structure enabling high
current efficiency and low noise levels, as very few transistors are employed for the signal amplification.
To nullify the effects of input offset, a continuous-time offset compensation scheme by current steer-
ing is utilized. The 1/f-noise which typically dominates low-frequency noise performance in CMOS
circuits, is dealt with simply by maximizing the amplifier input transistors. Though this first version
amplifier fulfills the specifications set forth, some drawbacks in the design can be mentioned. The very
large input transistors will inherently lead to poor PSRR at high frequencies as large capacitive coupling
results. The biasing scheme used requires dual supplies and finally the large time constant necessitated
by the continuous-time offset compensation scheme dictates the use of large capacitors, in the range of
1 nF. Such large-valued capacitors are expensive to implement on-chip as they require large area.
To remedy these drawbacks, a second version of the nerve signal amplifier is proposed. Single
supply is achieved in this design, eliminating the need for a mid-supply pin. Rather than relying on
raw sizing of the input transistors for 1/f-noise suppression, this amplifier uses the well-known chopper
modulation technique for 1/f-noise suppression. The theoretical considerations showed that the chopper
modulated amplifier gain is quite sensitive toward phase shift between the amplifier input and output.
Since a relatively high biasing current was shown to be needed for thermal noise suppression in the
amplifier input stage, a high bandwidth of the amplifier first stage results. The high bandwidth of the
first stage makes it suitable for chopping, as the chopping frequency could be set well beyond the signal
band without significant phase shift in the amplifier. A current-steering scheme was also employed for
offset compensation in the second amplifier version. To avoid the use of large on-chip capacitors, a
discrete-time scheme was used instead. An auxiliary OTA was added to each stage, which is used in
a negative feedback manner to set the necessary steering voltage on a storage capacitor connected to
the main amplifier offset nulling port. This discrete-time scheme has the disadvantage that the steering
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voltage needs to be refreshed at an interval, necessitating the instrumentation amplifier to be brought
off-line during a special calibration phase.
In the measurements, the first amplifier version is seen to correspond well with expected behav-
ior. The more sophisticated second version had some problems in the first stage offset compensation
scheme, leaving an excessively high residual offset. This error was tracked down to the first stage auxil-
iary OTA, as this OTA also featured an auto-zero scheme which failed to operate correctly. The second
stage offset compensation was seen to operate correctly thus verifying the validity of the scheme. By
disabling the auto-zero scheme, the functionality of the overall chopped amplifier could be verified. It
was seen that dynamic offset had a significant impact on overall performance. An external low-pass fil-
ter was used in the measurement setup for eliminating this effect. Though the instrumentation amplifier
second version remedies the mentioned drawbacks of the first design, some problems were apparent.
Nevertheless, these could be mitigated without great effort in a potential redesign. Both amplifiers
operate at sub-300µW power consumption, however excluding bias circuitry. As the second version
operates at a lower supply voltage than the first design, lower power consumption is achieved in this
circuit though more current is drawn. A slightly higher power consumption in a redesign of the second
version should be expected, as an inter-stage low-pass filter is needed for mitigating dynamic chopper
effects.
For post-treatment of the recorded neural signals, the pre-amplified signals are to be quantized.
Numerous architectures exist for A/D conversion. In this study, a continuous-time Σ∆-modulator ADC
was chosen for implementation. Theoretical analysis of this class of ADCs showed that their modeling
varies significantly from Nyquist-rate data converters. For this reason, effort was put into presenting
the modeling of these converter types. By theoretical estimation of expected Σ∆ ADC performance,
loopfilter order, sampling frequency and loopfilter cut-off frequency could be extracted from a power-
efficiency requirement.
For nerve stimulation, current pulses of differing magnitude and shape are used for emulating the
natural nerve signal. For this purpose, the current steering DAC is well suited due to it’s ability to
generate the output current directly from the digital input code. The theory of this DAC architecture
and possible implementations are treated with emphasis on minimizing systematic on-chip mismatch
errors using different techniques. A current-steering DAC using full background calibration for high
accuracy is implemented and measured. This DAC was intended as a generic demonstrator of a very
high-speed and high accuracy DAC, with emphasis on high SFDR. Although the specifications for
the implemented design are not suitable for implantable actuators, the current-steering DAC is easily
downscaled in both speed and output current for other purposes. Hence the developed ideas remain valid
for current-steering DACs with less stringent performance requirements imposed upon them, making
them more suitable for biomedical purposes. High speed DACs could however be envisioned for future
biomedical implants where very large numbers of actuators are present, e.g. visual retinal prosthesis.
In summary, the focus of this work has been on implementing highly integrated sensor/actuator
interface circuitry with a minimal use of off-chip components. Several prototype demonstrators have
been built to verify the developed solutions. Although some problems were encountered in the realized
circuits, none proved fatal for the developed ideas.
Part III
Appendices
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APPENDIX A
MOS TRANSISTOR FUNDAMENTALS
As all the implemented circuits described in this thesis are implemented in standard CMOS pro-
cesses, a brief review of the fundamentals of this transistor type is in order. Several of the circuits
employ the MOST in various regions of operation, from weak inversion to strong inversion. In order to
be able to model the transistor correctly in all regions of operation, the EKV MOST model is employed
[76]. In the following, all references and derivations are done for an NMOST. For PMOST, negative
signs should be put in front of all large-signal voltages.
A.1 EKV Model Definitions
In order to maintain the symmetry inherent to the MOST, all voltages in the EKV model are referred to
the bulk terminal as defined in fig. A.1 (a).
From the given terminal voltage definitions, the channel pinch-off voltage is defined:
VP ≡ VG − Vth,0 − γ
[
VG − Vth,0 +
(√
Ψ0 +
γ
2
)2 − (√Ψ0 + γ2)
]
(A.1)
where the different parameters are:
• Vth,0 - MOST native threshold voltage.
• γ - body effect factor.
• Ψ0 - semiconductor surface potential.
The pinch-off voltage is defined as the voltage difference from the gate to either the drain or source
terminal at which point the channel inversion charge becomes zero [77]. Hence if the source/drain
voltage exceeds this value, the channel is effectively “pinched off” and the MOST enters a satured
state. The pinch-off voltage is also termed the gate-overdrive or effective voltage.
From the definition of the pinch-off voltage, the socalled slope factor n is defined:
n ≡ ∂VG
∂VP
(A.2)
The slope factor is necessary for calculating several small signal parameters and can be more easily
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Figure A.1: MOST voltage and current definitions with noise sources.
evaluated using the following expression where n is defined as a function of the gate voltage VG:
1
n
=
∂VP
∂VG
= 1− γ
2
√
VG − Vth,0 +
(√
Ψ0 + γ2
)2 (A.3)
Typical values for the slope factor for the standard CMOS processes employed for the circuits imple-
mented is n = 1 ∼ 1.5.
A.2 Modes of Operation
A.2.1 Large Signal
If both VD and VS are below VP, the channel is in strong inversion from source to drain and the transistor
operates in the linear triode region. If the drain voltage exceeds the pinch-off voltage, the channel
becomes pinched off at the drain terminal and the transistor enters saturation.
If both VD and VS are above VP, the entire channel is pinched off and the transistor operates in
weak inversion, as long as one of the terminal voltages stays close to VP. For a drain-source voltage
difference VD − VS  VT, the transistor enters a bipolar mode. VT is the thermal voltage given by:
VT =
kT
q
(A.4)
where k is the Boltzmann constant, T is the absolute temperature and q is the electronic charge.
The drain current in all modes of operation can be split up into a forward and a reverse current as
shown in fig. A.1 (b):
ID = IF − IR (A.5)
A table giving the forward and reverse current for weak and strong inversion operation is given below:
Strong inversion Weak inversion
VS(D) < VP VS(D) ≥ VP VS > VP and VD > VP
IF(R)
nµCox(W/L)
2
(
VP − VS(D)
)2 0 2nµCox (W/L)V 2TeVP−VS(D)VT
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Weak Inversion Strong Inversion
Triode 2nK
′ (W/L)V 2Te
VP/VT
· [e−VS/VT − eVD/VT] for
⎧⎨⎩
VS > VP
VD > VP
VS  VD
nK ′
(
W
L
) [
VP − (VS+VD)2
]
· (VD − VS)
for
{
VS ≤ VP
VD ≤ VP
Saturated 2nK
′ (W/L)V 2T
·e(VP−VS)/VT for
⎧⎨⎩
VS > VP
VD > VP
VS − VD  VT
1
2nK
′ (W
L
)
(VP − VS)2 for
{
VS ≤ VP
VD > VP
Table A.1: MOST drain current in strong and weak inversion when operated in triode and saturation.
where the previously undefined parameters are:
• µ - carrier mobility, µn for NMOST and µp for PMOST respectively.
• Cox - gate oxide capacitance per unit area.
• W/L - transistor aspect ratio.
A typically employed shorthand for µCox is K ′. Henceforth K ′N and K ′P for NMOST and PMOST
respectively.
Evaluating the resulting drain current for the different operating modes of the MOST is summarized
in table. A.1. In the weak inversion region, an often appearing term, which is designated the specific
current [55], is given by: IS = 2nK ′ (W/L)V 2T . The magnitude of the specific current versus the drain
current can be used as a simple measure for the level of inversion of the channel. I.e. if ID/IS = 1,
the channel is said to be in moderate inversion, whereas for diminishing ID/IS, the channel approaches
weak inversion and for an increasing ratio, the channel becomes strongly inverted. This current ratio
is therefore designated the inversion coefficient (IC) [78]: IC = ID/IS. This gives a simple rule
of thumb, which is summarized in the table below, which can be used for determining the operating
inversion level of a MOST:
Inversion Coefficient Channel inversion level
IC<0.1 Weak inversion
0.1<IC<10 Moderate inversion
10<IC Strong inversion
A.2.2 Small Signal
From the large signal drain current, the small signal transconductance referring all voltages to the source
can be extracted:
gm =
∂ID
∂VGS
(A.6)
Equivalently, the small signal output conductance of the MOST can be found from:
gds =
∂ID
∂VDS
(A.7)
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Weak Inversion Strong Inversion
Triode Saturated Triode Saturated
gm
ID
nVT
=
2βVT
[
e
VG−Vth−nVS
nVT
−e
VG−Vth+nVD
nVT
]
ID
nVT
=
2βVTe
VG−Vth−nVS
nVT
ID
VG−Vth−n/2(VS+VD) =
β (VD − VS)
2ID
VG−Vth−nVS =√
2βID
n =
β
n ·
(VG − Vth − nVS)
gds
IF
VT
=
2nβVTe
VG−Vth−nVS
nVT
IR
VT
=
2nβVTe
VG−Vth−nVD
nVT
√
2nβIR =
β (VG − Vth − nVS)
kλID
L
Table A.2: Small signal transconductance and output conductance.
However, using the simple expressions for the drain current of table A.1 gives us an output conductance
gds = 0, for both the weak- and strong inversion saturated state, hence not rendering a usable model.
Instead for the satured strong inversion region, we have [13]:
gds,si =
kλID
L
(A.8)
where kλ is a technology dependent parameter. For the satured weak inversion region we have [76]:
gds,wi =
IR
VT
(A.9)
The resulting small signal conductances for the different MOST operating modes are summarized in
table A.2. For the expressions in table A.2, an approximation for the pinch-off voltage has been used
[79]: VP = 1/n(VG − Vth). A shorthand notation is furthermore used: β = K ′(W/L). From table
A.2, we see that the transconductance is maximized by letting it enter weak inversion as a bipolar mode
is imposed upon it. The bipolar transistor transconductance is given by [13]:
gm,bipolar =
IC
VT
(A.10)
where IC is the collector current. Since the MOST transconductance is scaled by the slope factor n, and
the weak inversion transconductance is an asymptotic value, we see that the MOST transconductance
will always be lower than the corresponding bipolar transconductance.
A.3 MOST Noise
The noise of a MOST can be modelled employing only two noise sources as shown in fig. A.1 (c). The
drain current noise is the thermal noise and the power spectral density in saturation is given by [76]:
Sth(f) = c4kTgm (A.11)
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where the scaling factor c can be shown to be 23n and
n
2 for strong inversion and weak inversion opera-
tion respectively.
A simple model for the drain-referred flicker (1/f) noise is given in [80]:
S1/f(f) =
KFI
AF
D
L2Coxf ef
(A.12)
where KF is a technology dependent constant and the exponent ’ef’ typically varies between 0.7-1 [81].
Dividing eq. (A.12) by g2m gives us the gate-referred noise expression:
S1/f, gate(f) =
1
g2m
KFI
AF
D
L2Coxf ef
=
nKFI
AF−1
D
K ′WLCoxf ef
≈ K
′
F
WLCoxf
(A.13)
In the last simplified expression, we approximated n = ef = AF =1, and collected the technology
constants K ′and KF into the single constant K ′F. For the transconductance, the expression for saturated
strong inversion mode was used. As gm reaches it’s maximum in weak inversion, the strong inversion
gm can be used for a worst-case approximation of the 1/f-noise.
The last expression shows that the 1/f-noise is approximately bias independent. Usually, the 1/f-
noise is modelled as a gate-referred noise voltage as shown in fig. A.1 (a).
The resulting gate-referred noise source for a saturated MOST can thus be written:
v2n(f) =
c4kT
gm
+
K ′F
WLCoxf
(A.14)
The frequency at which the two noise types have equal power density is termed the noise corner and
typically lies in the range of several kHz for MOSTs. Hence for low-frequency signal processing, the
1/f-noise typically dominates.

APPENDIX B
Z-TRANSFORMATION OF SAMPLED
CONTINUOUS-TIME FILTERS
The subject of this appendix is to derive the necessary mathematical tools for obtaining equivalent
discrete-time filters for sampled continuous-time filters. This proves useful in the design of continuous-
time Σ∆-modulators.
B.1 Laplace Transform of a Sampled Signal
Consider the CT signal y(t) for t > 0. The corresponding sampled DT signal y(n), can be obtained
from the CT signal:
y(n) =
∞∑
k=0
y(kT )δ(t− kT ) = y(t)
∞∑
k=0
δ(t− kT ) (B.1)
where δ(t) is the Dirac delta function and T is the sampling period. So the sampled version of the
continuous-time signal is obtained by multiplying it by a pulse train of delta functions with a distance
of T between each pulse and can be viewed as a function resulting from the multiplication of two
independent signals, namely f1(t) = y(t) and f2(t) =
∑∞
k=0 δ(t− kT ).
The Laplace transform Ys(s), of the sampled signal y(n), which can be expressed as the product of
two independent signals where both have well defined Laplace transforms, can be resolved by using the
complex convolution theorem as derived in [82]. This theorem states:
F (s) = L{f1(t)f2(t)} = 12πj
∫ a+j∞
a−j∞
F1(w)F2(s− w)dw = 12πj
∮
C
F1(w)F2(s− w)dw (B.2)
where L{·} is the Laplace transform operator. Let σ1 and σ2 denote the largest real part of the poles in
F1(w) and F2(w) respectively, the Laplace transform defined in eq. (B.2) exists for:
Re(s) > σ1 + σ2 (B.3)
and when the real part a, in the complex line integral is chosen such that:
σ1 < a < Re(s)− σ2 (B.4)
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The last equality in eq. (B.2) is valid for a closed contour C, which encloses all poles of F1(w) and
where the integrated function F (w) = F1(w)F2(s− w), has one excess pole [83].
When the given constraints above are fulfilled the complex contour integral of eq. (B.2) can be
resolved using residues [83], which results in the Laplace transform being given by:
F (s) =
∑
poles in F1(w)
Res {F1(w)F2(s− w)} (B.5)
where Res {·} denotes the residue taken at a particular singularity.
Recall the expression for the sampled signal y(n), given by the CT signal y(t), defined in eq. (B.1).
The two corresponding time-signals of eq. (B.2) can now be identified as:
f1(t) = y(t) (B.6)
f2(t) =
∞∑
k=0
δ(t− kT ) (B.7)
The corresponding Laplace transform for the input signal y(t), is simply:
F1(s) = L{y(t)} = Y (s) (B.8)
Whereas for the pulse train of delta functions, the Laplace transform can be shown to be [83]:
F2(s) = L
{ ∞∑
k=0
δ(t− kT )
}
=
1
1− e−sT , Re(s) > 0 = σ2 (B.9)
where the last constraint is necessary for the existence of the Laplace transform of f2(t) as the series
otherwise would diverge. Inserting the expressions found in eq. (B.8) and eq. (B.9) into the formula for
the Laplace transform of the product function given in (B.5) we have:
Ys(s) =
∑
poles inY(w)
Res
{
Y (w)
1
1− e−(s−w)T
}
(B.10)
As the poles of F2(s) all have a real part σ2 = 0, the constraint for choosing s when using eq. (B.10)
simplifies to:
Re(s) > σy (B.11)
where σy is the largest real part of the poles in Y (s). Similarly, the constraint for choosing the real part
in the complex line integral of eq. (B.2) simplifies to:
σy < a < Re(s) (B.12)
which effectively supersedes the prior requirement given in (B.11). Furthermore, as Re(s) > 0 in order
for the Laplace transform of the train of delta functions to exist, eq. (B.10) is valid if the following
requirements are met:
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1. At least one excess pole should be present in Y (w).
2. The largest real part of a pole in Y (w), denoted σy, and the real part a of the resulting complex
line integral must fulfill: σy < a ≤ 0.
B.2 Continuous-Time Filter Z-Transformation
When the spectral properties of DT signals are to be investigated, the DT equivalent of the Laplace
Transform is employed, i.e. the z-transform. The common notation for the z-transform is: Z {·} By
definition, the z-transform of a sampled signal is found by taking the Laplace transform of the sampled
signal at each of the sampling instances. Applying the Laplace Transform to each of the sampled values
in the infinite series given in eq. (B.1) we have:
Ys(s) =
∞∑
k=0
y(kT )e−ksT (B.13)
where the term esT stems from the definition of the Laplace transform. For the equivalent DT signal
y(k), the z-transform is given by [82]:
Y (z) =
∞∑
k=0
y(k)z−k (B.14)
Eq. (B.13) is recognized as the z-transform of y(n) if we replace esT by z. Hence the relationship
between the Laplace transform variable s, and the z-transform variable z is given by [82]:
z = esT (B.15)
s = T−1 ln (z) (B.16)
So the z-transform can be viewed as a mere shorthand notation for the Laplace transform of a DT
signal. From the expressions derived above, we see that we can find the z-transform of an equivalent
DT signal if we can obtain the Laplace transform of the sampled CT signal. In the previous section we
derived a formula for finding the Laplace transform of a sampled signal by using residues. Inserting the
relationship given in eq. (B.15), we can express eq. (B.10) in terms of z:
Y (z) =
∑
poles inY(w)
Res
{
Y (w)
1
1− ewT z−1
}
(B.17)
For the feedback filter of the CT Σ∆-modulator, the effective combined filter is the product: Ĥ(s) =
H(s)GDAC(s). If the Laplace transform of the feedback DAC is known, an equivalent digital feedback
filter, H(z), can be found by using eq. (B.17) where Y (w) = H(w)GDAC(w).
If we assume a zero-order hold function for the feedback DAC, the transfer function can be shown
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to be: GDAC(s) =
(
1− e−sT ) /s. Inserting the definition of z in the DAC transfer function yields:
GDAC(s) =
1− z−1
s
(B.18)
Finally, the corresponding discrete-time filter H(z), is found by inserting the combined feedback filter
H(s)GDAC(s), into eq. (B.17):
H(z) =
(
1− z−1) ∑
poles in
H(w)
w
Res
{
H(w)
w
1
1− ewT z−1
}
(B.19)
If the feedback filter is a lowpass type, it is seen that the combined feedback filter Ĥ(s), will always
have at least one excess pole, regardless of the filter order. Also, all filter poles will be located left to the
imaginary axis for stability. Hence we see that both requirements given in subsection B.1 for employing
eq. (B.19) are fulfilled. Numerous formulas for taking residues of a great variety of functions can be
found in [82, 83]. For lowpass functions a particularly useful formula for taking residues of multiple
poles is replicated below:
For the multiple pole w = wp in transfer function F (w), the residue c, is determined by the follow-
ing formula [82]:
c = Res(F (w))|w=wp (B.20)
=
1
(k − 1)! limw→wp
d(k−1)
[
(w − wp)k F (w)
]
dw(k−1)
(B.21)
where k is the pole order.
APPENDIX C
THE DIGITAL Σ∆-MODULATOR
This appendix presents the classic interpolative digital Σ∆-modulator structure and determines the
theoretical maximum signal to noise ratio for this structure.
e(n)x(n) y(n)
Z-1
Figure C.1: Digital 1st. order Σ∆-modulator.
Consider the first order digital Σ∆-modulator scheme shown in fig. C.1. The z−1 block is a discrete
delay and forms a discrete-time integrator in conjunction with the positive local feedback. The signal
transfer function is given by:
STF(z) =
Y (z)
X(z)
=
1/ (z − 1)
1 + 1/ (z − 1) = z
−1 (C.1)
And the noise transfer function with regards to the quantization noise produced, is seen to be:
NTF(z) =
Y (z)
Q(z)
=
1
1 + 1/ (z − 1) =
(
1− z−1) (C.2)
To find the magnitude of the noise transfer function in the frequency domain, the identity: z = esT =
e
j2π f
fs is inserted into the NTF(z)expression given in (C.2):
NTF(f) = 1− e−j2π ffs = sin
(
πf
fs
)
· 2j · e−jπ ffs (C.3)
Taking the magnitude of equation(C.3) thus yields:
|NTF(f)| = 2 sin
(
πf
fs
)
(C.4)
Cascading the structure of figure C.1 to any order n, as depicted in figure C.3, and repeating the above
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Figure C.2: Noise transfer functions for 1st. and 2nd. order digital Σ∆-modulators.
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Z-1
Z-1
Figure C.3: Digital n-th. order Σ∆-modulator.
analysis yields a noise transfer function with magnitude given by:
|NTF(f)| =
[
2 sin
(
πf
fs
)]n
(C.5)
The resulting noise transfer functions are depicted for orders n = 1, 2 in figure C.2, up to half the
sampling frequency. The noise shaping action of the modulator is clearly seen from these curves and
it is evident that the second order modulator provides better performance than the first order modulator
for f  fs. Assuming the quantization noise to be white with a total noise power: Pe = ∆212 , where ∆
is the quantization level. As was previously stated, the white noise assumption yields a spectral density
with the same height at all frequencies: Se(f) = ∆√12·fs .
The quantization noise power within the signal band, where the signal band is given by fb, for
a digital Σ∆-modulator is given by the following integral, where |NTF(f)n| denotes the frequency
magnitude of a nth order noise transfer function:
Pe =
∫ fb
−fb
S2e (f) |NTF (f)n|2 df (C.6)
=
∫ fb
−fb
∆2
12
1
fs
(
2 sin
(
πf
fs
))2n
df (C.7)
Since the signal band frequencies are much lower than the sampling frequency, we can approximate
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sin
(
πf
fs
)
to be πffs , we have:
Pe =
∆2
12
1
fs
∫ fb
−fb
(
2
πf
fs
)2n
df (C.8)
=
∆2
12
1
fs
(
2π
fs
)2n 1
2n + 1
[
f (2n+1)
]fb
−fb
(C.9)
=
∆2
12
π2n
2n + 1
(
2fb
fs
)2n+1
(C.10)
If we assume that we have a sine wave input at maximum peak value ∆2 , it’s power is given by: Ps =
∆2
8 .
The maximum signal to quantization noise ratio (SQNR) is thus given by:
SQNRmax = 10 log
(
Ps
Pe
)
(C.11)
= 10 log
⎛⎜⎝ ∆28
∆2
12
π2n
2n+1
(
2fb
fs
)2n+1
⎞⎟⎠ (C.12)
= 10 log
(
3
2
(OSR)2n+1 · 2n + 1
π2n
)
(C.13)
where it has been used that the oversampling ratio OSR = fs2fb .
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Abstract. In this paper, a low noise high gain CMOS amplifier for minute nerve signals is presented. The amplifier
is constructed in a fully differential topology to maximize noise rejection. By using a mixture of weak- and strong
inversion transistors, optimal noise suppression in the amplifier is achieved. A continuous-time current-steering
offset-compensation technique is utilized in order to minimize the noise contribution and to minimize dynamic
impact on the amplifier input nodes. The method for signal recovery from noisy nerve signals is presented. A
prototype amplifier is realized in a standard digital 0.5 µm CMOS single poly, n-well process. The prototype
amplifier features a gain of 80 dB over a 10 kHz bandwidth, a CMRR of more than 87 dB and a PSRR greater
than 84 dB. The equivalent input referred noise in the bandwidth of interest is 4.8 nV/
√
Hz. The amplifier power
consumption is 275 µW, drawn from a power supply; VDD = −VSS = 1.5 V.
Key Words: neural sensor, implantable microsystems, FES, ENG
1. Introduction
Thousands of individuals sustain damages to the cen-
tral nervous system, e.g. spinal chord injury, stroke,
etc. which potentially results in paralyzed limbs. How-
ever, such damages usually leave the nerves and mus-
cles in the limbs unaffected. In recent years, biomed-
ical research has focused on retrieving nervous infor-
mation from the natural sensors of the body and us-
ing this to activate paralyzed muscles by Functional
Electrical Stimulation (FES) [1,2]. Successful trials
have been conducted using external devices, correcting
dropfoot in early schlyrosis patients [1], and restor-
ing basic hand functions [2], by using natural sensor
feedback.
Our involvement comes from developing im-
plantable ASICs for both sensing neural information
and for stimulating muscles through FES. An im-
plantable stimulator has been developed and is reported
in [3]. Developing implantable devices, reduces the risk
for infection as skin continuity is ensured. Also, the
need for external sensors which need calibration, may
be bulky and are subject to mechanical stress limiting
device life-span [1], is eliminated by using the natural
sensors of the body.
This paper reports the implementation of the pro-
posed MOSFET amplifier in [4], for amplification of
minute nerve signals.
2. Proposed Sensing Implant
The overall sensing system for implantation to be de-
veloped is shown in Fig. 1.
The electrical contact with the nerve is obtained us-
ing a so-called cuff electrode [1,2], shown in Fig. 2.
The cuff electrode, which has a length of 10–20 mm,
is typically fabricated using silicone as the insulating
material and is fitted with conducting electrodes sewn
on the inside of the cuff tube for signal pickup. The cuff
is placed loosely around the nerve trunk in order not to
cause any damage to the nerve. The initial contact re-
sistance directly after implantation rises in the first few
months after implantation to about 5 k as tissue re-
growth takes place. The neural signal recorded from the
cuff is termed the electroneurogram (ENG) and when
recorded in a tripolar fashion, provides a differential
nerve signal of about ±10 µV.
Control signals, data transmission and power supply
are conveyed through the inductive link, dictating a
small supply current, in the order of a few hundred µA.
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Fig. 1. Proposed nerve signal recovery implant.
Fig. 2. Silicone cuff and tripolar electrode configuration.
The signal from the cuff is AC-coupled to remove
inherent DC offsets. Due to the very small signal am-
plitude, it is necessary to preamplify the signal prior
to any processing. The preamplifier increases the input
amplitude from ±10 µV to ±100 mV. As we are not
interested in the absolute value of the signal, gain vari-
ation of 10–15% can be tolerated. The nerve signals
reside primarily in the bandwidth 400 < fn < 400 Hz
[2], giving the necessary amplifier bandwidth.
In order to suppress artifacts which may arise from
the stimulus of nearby muscles, it is of importance that
the amplifier has a good common mode rejection ratio
(CMRR). An excited muscle evokes a so-called elec-
tromyogram (EMG), which primarily will couple to
the cuff electrodes as a common mode signal. Further-
more, a good power supply rejection ratio (PSRR) is of
importance, as the power supply is inductively coupled
from an external source.
After amplification the signal is anti-aliased and A/D
converted. Some local processing to recover the nerve
signal is then performed and the resulting signal is
transmitted to the external control system through the
inductive link [10].
3. Signal Recovery
The technique used for signal recovery [1,2], samples
the nerve signal at fs = 10 kHz. After A/D conversion,
the signal is rectified, integrated and downsampled to
fr = 20 Hz, giving the signal envelope. We maintain
this digital domain signal recovery technique in our
proposed system as this allows us to get external access
to the raw digitized amplifier output. This is important
for the first experimental implants.
The nerve signal can be described as a zero mean
stochastic variable Vn , with variance and mean:
σ 2n = E
{
V 2n
}
and µn = E{Vn} = 0 (1)
The rectified signal Vr and its mean are given by:
Vr =
√
V 2n and µr = E
{√
V 2n
} (2)
We can thus find the variance of the rectified signal:
σ 2r = E{(Vr − E{Vr })2} = E
{(√
V 2n − µr
)2}
= E{V 2n } + µ2r − 2µr E{√V 2n }
= σ 2n + µ2r − 2µ2r = σ 2n − µ2r (3)
Assuming a gaussian distribution of Vn , we can find
the mean of Vr :
µr = 2σn√
2π
∫ ∞
0
x exp(−1/2 · x2) dx
=
√
2
π
· σn
Inserting µr in equation (3) yields the rectified signal
variance:
σ 2r = σ 2n
(
1 − 2
π
)
(4)
The variance of the downsampled signal is reduced by
the ratio of sampling frequencies k = fs/ fr . Thus the
SNR of the downsampled signal is:
SNR = 10 log
[
k
µ2r
σ 2r
]
 29 dB, fs = 10 kHz
Though this SNR may seem low, it is sufficient to de-
termine the state of a human nerve.
4. Amplifier
A diagram of the designed amplifier is shown in Fig. 3.
The circuit is devised as a fully differential topology
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Fig. 3. Amplifier schematic.
in order to maximize CMRR, noise rejection and min-
imize even order harmonic distortion. Transistors de-
noted by ‘c’ are used as cascodes. The amplifier con-
sists of two amplification stages with similar topology,
each has a gain of 100.
In the first stage, optimum noise suppression is de-
sirable due to the minute input signal. As the output
swing is limited (±1 mV), we can bias the first stage
input pair and load in weak inversion hereby maximiz-
ing the noise suppression.
Since the second stage needs to support a much
higher output swing (±100 mV) and since noise sup-
pression for this stage is not critical, biasing all signal
path transistors in strong inversion at a much lower
current level is the natural choice.
4.1. Principle of Operation
A simplified schematic of a gain stage showing only the
principal transistors is shown in Fig. 4. The differential
pair M1 and M2 is loaded by M3, which operates in
the linear region. M3 is biased by the diode-connected
transistor M4. The DC gain is thus given by:
AV = − gm12gds3 (5)
Fig. 4. Simplified schematic.
When proper biasing is applied to this configura-
tion, i.e. all transistors have the same channel inversion
level, the gain is independent of the operating mode of
the transistors, e.g. strong/weak inversion. Using small
signal expressions for the gain parameters obtained
from the EKV model [7], we can derive the follow-
ing expression for the gain with the transistors biased
in weak inversion:
gm1,weak = 2nK ′P
(
W
L
)
1
VT
n
e
VG1−Vth0−nVS1
VT (6)
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gds3,weak = 2nK ′P
(
W
L
)
3
VTe
VG3−Vth0−nVS3
VT (7)
⇒ AV,weak = 12n
(W/L)1
(W/L)3
exp
( VG1−Vth0−nVS1
VT
)
exp
( VG3−Vth0−nVS3
VT
) (8)
where n is the slope factor, Vth0 is the threshold voltage
and VT is the thermal voltage which at the normal body
temperature assumes a value: VT  26.7 mV at 37◦C.
Using again the EKV model now for the strong in-
version region, the gain expression becomes [7]:
gm1,strong = K
′
P
n
(
W
L
)
1
(VG1 − Vth0 − nVS1) (9)
gds3,strong = K ′P
(
W
L
)
3
(VG3 − Vth0 − nVS3) (10)
⇒ AV,strong = 12n
(W/L)1
(W/L)3
VG1 − Vth0 − nVS1
VG3 − Vth0 − nVS3 (11)
From equations (8) and (11) we see that if the same
gate-source voltage is applied to load and input pair,
both gain expressions simplify to:
AV = 12n
(W/L)1
(W/L)3
(12)
According to equation (12) the gain of the stage can
be set by the device aspect ratios. To ensure equal
gate-source voltages of M1, M2 and M3 the diode-
connected M4 is biased by a scaled current IB/k, and
VG4 is used to bias M3. M4 is accordingly scaled
(W/L)4 = 1/k(W/L)1, M4 has both source and bulk
connected to ground, and thus has the same channel in-
version level as the other devices. The source and drain
voltages of M3 are set equal to the ground potential by
a common mode feedback circuit (not shown).
A prerequisite of equation (12) being valid in the
weak inversion region, is that both the input signal be-
ing applied and the resulting output voltage stay well
within the bound given by: vout  |VGS3|. Oversteering
the input will bring the load transistor towards mod-
erate/strong inversion and thus heavily modulate the
small signal resistance of M3 rds3, and induce harmonic
distortion.
Gain variation due to device dimension mismatch
can be minimized by layout techniques. The gain is
however also dependent on the slope factor n, which is
given by [7]:
1
n
= 1 − γ
2 ·
√
VG − Vth0 +
(
γ
2 +
√
ψ0
)2  11.25
(13)
where γ is the body effect factor and ψ0 is the semi-
conductor surface potential. It can be shown that n is
ultimately dependent on the substrate doping concen-
tration Nsub. For variations in Nsub of ±1 order of mag-
nitude, the variation in n was found to be less than 10%,
which is within a tolerable range.
4.2. First Stage
Due to the small amplitude of the input signal, it is
of prime importance that the noise of the first stage is
kept at a minimum. Hence the main power consumption
of the entire amplifier is dominated by the first stage.
The gain of the stage is given by equation (12) and is
chosen to 100, bringing the input signal amplitude from
±10 µV to ±1 mV.
4.2.1. Noise Analysis The input referred noise in a
strong inversion MOSFET is given by [5]:
v2ni( f ) = 4kT
(
2
3
)
1
gm
+ Kf
WLCox f (14)
The first term of equation (14) is the inherent thermal
noise in the MOSFET and the second term is the flicker
(1/f) noise, where Kf is a process-dependent constant.
The mechanism of flicker noise is still under scrutiny,
and research suggests that different mechanisms may
be at play for N- and P-type MOSFETs [6]. However,
in general, 1/f noise is found to be lower in PMOS
transistors than in NMOS transistors. In our case, Kf
is about an order of magnitude lower in PMOS tran-
sistors than in their NMOS counterparts of equal gate
area. Thus PMOS transistors will be used in the input
stage. In general, the noise in weak inversion transis-
tors is slightly less than in strong inversion [7], how-
ever equation (14) can be used as a worst case estimate
for calculations. Equation (14) shows that the input re-
ferred thermal noise is minimized by maximizing the
transconductance gm. Using the EKV-model, the gm
of the MOSFET in weak- and strong inversion can be
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Fig. 5. Half circuit for noise analysis.
shown to be [7]:
Weak inversion: gm,weak = ID
nVT
(15)
Strong inversion: gm,strong = 2nIDVeff (16)
The ratio of the transconductances is: gm,weak/
gm,strong  5.6 for a typical effective voltage of 300 mV.
Thus, by biasing the input transistors in weak inversion,
we can obtain maximum thermal noise suppression for
a given drain current ID.
Due to the minute amplitude of our input signal, the
weak inversion region is well suited for our application.
So in order to obtain a low input referred noise, most
of the amplifier current is drawn by the stage 1 input
pair M1 and M2.
A simplified half circuit of a gain stage for calculat-
ing the noise contributions of the different transistors,
is shown in Fig. 5. As all the noise sources are un-
correlated, their powers add linearly. The noise source
corresponding to the top device M2 and the output re-
ferred noise of the CMFB circuit, will couple equally
to both output nodes and can thus be ignored as the
stage is fully differential. The total noise power seen at
the output is:
v2no,tot( f ) = v2n1( f )
(
gm1
gds3
)2
+ v2n4( f )
(
gm4
gds3
)2
+
(
in3( f )
gds3
)2
(17)
Referring all noise to the input, i.e. divide by the power
gain (gm1/gds3)2, we have the total input referred noise:
v2ni,tot( f ) = v2n1( f ) + v2n4( f )
(
gm4
gm1
)2
+
(
in3( f )
gm1
)2
(18)
Requiring that the noise contributions from the other
devices in the gain stage be negligible compared to the
noise inherent to the input device M1, we have:
v2n1( f )  v2n4( f )
(
gm4
gm1
)2
+
(
in3( f )
gm1
)2
(19)
The thermal noise of a MOSFET biased in the triode
region is given by:
i2n ( f ) = 4kT gds (20)
Inserting the expressions for the thermal noise from
equation (14) and equation (20) in equation (19) then
results in:
|gm1|  |gm4| + 32 |gds3| (21)
The second term of equation (21) is easily fulfilled
as the ratio between gm1 and gds3 is equal to the gain
and hence chosen to 100. The first term suggests that in
order to minimize the thermal noise contribution of bias
device M4, the ratio of the transconductances should be
maximized, i.e. M4 should be biased in strong inversion
with a large effective voltage Veff = VG − VS − Vth,
and M1 should be biased in weak inversion in order
to maximize it’s gm. This result is coherent with our
prior decision to bias the input pair in weak inversion
to minimize the input pair noise contribution.
As the triode load device has no DC bias current,
the flicker noise component for this transistor can be
ignored. However for device M4, inserting the flicker
noise expression from equation (14) in equation (19)
gives us:
|gm1|  |gm4|
√
(W/L)1
(W/L)4
Kf,N
Kf,P
(22)
We see that the flicker noise suppression is dependent
on the ratio of Kf factors, which in our case is about
10, and thus imposes that the aspect ratio of M1 be set
10 times larger than the aspect ratio of M4 in order
to obtain the same relative flicker noise suppression as
thermal noise suppression.
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By requiring that the thermal noise level of the in-
put device M1, is below the thermal noise of the cuff
resistance, we get the following constraint:
gm1 >
2n
Rcuff
(23)
Inserting the gm expression for weak inversion in equa-
tion (23) gives us a design equation for the required
current:
ID1 >
2n2VT
Rcuff
(24)
and is in our case set to 37.5 µA for each device in the
input pair.
All cascodes are omitted from these considerations,
as their noise contributions are negligible. This can
be seen from the fact that each cascode transistor can
be considered degenerated by an rds resistance at the
source terminal, thus reducing the effective transcon-
ductance of the cascode transistor to:
gm,casc = gm
(
1 − gmrds
1 + gmrds
)
(25)
For an example value of gmrds = 10, the effective
transconductance gm,casc, reduces to 9.1% of the
nominal value.
4.2.2. Offset Compensation Any threshold offset
present in the stage 1 input pair M1, M2, will couple
to the output by the amplification factor. The inherent
offset Vt0 in the process used may indeed be orders
of magnitude larger than the input nerve signal ampli-
tude, and will thus force the input stage out of weak
inversion. Hence some scheme for offset cancellation
is needed.
A popular approach for offset cancellation is the
auto-zero technique [9]. However, as the auto-zero
technique is a sampled method, undersampling of
wide-band noise is inevitable causing downfolding of
thermal noise into the signal band. This will drastically
increase the noise floor causing a reduction of the am-
plifier SNR.
A frequency domain approach such as chopping [8],
will remove the output offset to the chop frequency and
it’s odd order harmonics. This scheme is viable if the
gain of a stage is sufficiently low to ensure that the stage
does not saturate. In our case, the gain is relatively high
and correct biasing levels can not be upheld in the face
of the intrinsic offset, making this method unsuitable
for our needs.
Instead, a continuous-time current steering scheme
for offset cancellation is used. In Fig. 3, the output of
stage 1 is amplified, low-pass filtered and used to con-
trol current source transistors M6 and M8 in order to
match the current offset in M1 and M2. As we are only
interested in frequencies ≥400 Hz, this scheme is ap-
plicable provided the time constant around the control
loop is large enough.
The compensation scheme should be well capable
of nulling the offset in M1 and M2 and hence we can
derive the partition ratio between current source tran-
sistors M6, M7 and M8, M9. Let vth denote the M1,
M2 threshold offset, the resulting current error in the
pair is then found to be:
ierr = gm1vth (26)
= ID
nVT
vth (27)
Let vos denote the small signal output swing of the
offset correction block controlling devices M6 and M8
and α denote the partition ratio between M6 and M7.
The resulting current for offset correction is then:
icorr = gm6vos (28)
= 2nIDα
Veff6
vos (29)
Requiring that icorr > ierr then gives us an expres-
sion for the current source partitioning ratio:
α >
Veff6
2n2VT
vth
vos
(30)
For setting the ratio, a worst case estimate of vth
should be used, e.g. 3σ (Vth0). In practice vos, will
be some fraction of Veff6 as the offset compensation
circuit devices M9 and M10 will be replicas of the
stage 1 steered current source devices to ensure good
matching. In our case, the ratio A, was set to 13%.
A schematic of the offset compensation circuit is
shown in Fig. 6. The input differential pair M1 and M2
are connected to the stage 1 differential output. The
current output from M1 and M2 is mirrored by a reduc-
tion factor 10:1 and converted to a single-ended output
voltage. The single-ended output is applied to the low-
pass capacitor CLP, which sets the dominant pole in
the loop. The M7 and M8 differential pair compares
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Fig. 6. Offset compensation circuit.
the single-ended voltage to a reference voltage (gnd)
and converts the single-ended signal to the differential
steering voltages vc+ and vc− on the diode-connected
devices M9 and M10.
The 1:10 current mirror ratio is intended for scaling
of the input pair gm, so that the gain bandwidth product
is given by GBW = gm/10 · CLP. All current mirrors are
implemented as cascoded current mirrors to improve
accuracy and all current sources are cascoded in order
to ensure a high CMRR which is utilized in the single-
ended to differential voltage conversion.
Another issue of using a continuous-time offset com-
pensation circuit, is that no charge injection or clock
feedthrough will disturb the amplifier input nodes. In-
deed, such dynamic effects may induce voltage spikes
with amplitudes far in excess of the nerve signal
amplitude.
The low-pass filtering of the offset compensation
circuit has the effect of introducing a zero at the origin
of the transfer function of stage 1, thereby highpass
filtering the input signal. The lower 3 dB frequency
is then found to be equal to the GBW of the offset
compensation loop. This high-pass filtering is desirable
as it will reduce the amount of flicker noise seen at the
output.
Using this offset cancellation scheme will cause
some bias current mismatch in the amplifier input
stage transistors M1 and M2. The current offset can
be modeled by letting a small perturbation VGS, off-
set the common operating point transconductance gm,
where gm is the weak inversion transconductance given
in equation (6):
gmi = gm exp
(±VGS
nVT
)
, i = 1, 2 (31)
As |VGS|  n · VT, we can use a 1st order approxi-
mation for equation (31):
gmi  gm
[
1 ± VGS
nVT
]
, i = 1, 2 (32)
The total transconductance of the differential pair can
be expressed:
gm,tot = 2 gm1gm2gm1 + gm2
= gm
[
1 −
(
VGS
nVT
)2]
 gm
Hence to a first order approximation, the gain of the
stage will not be affected.
4.2.3. Common Mode Feedback As seen from Fig. 3,
the common-mode signal (CMS) of stage 1 is read-
ily available in the ‘middle’ of the load, consisting of
transistors M3a and M3b.
Since the signal swing across the load is on the order
of ±1 mV the signal will not affect the CMS signifi-
cantly. Hence, the CMS can be used readily for com-
parison with a reference and used to control stage 1
current source device M5.
The employed circuit is shown in Fig. 7 and consists
of a simple differential pair M1–M2, comparing the
CMS to gnd and producing the common-mode feed-
back voltage on the diode-connected M4.
4.3. Second Stage
The second amplification stage basically has the same
topology as the first stage. However, due to the magni-
tude of the output voltage swing and the resulting gain
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Fig. 7. Common-mode feedback circuit for stage 1.
modulation, weak inversion operation is not applica-
ble here. Hence, all transistors are now operated in the
strong inversion region. The gain is again determined
by equation (12) and set by the device dimensions to
100, thus bringing the total gain of the amplifier to
80 dB.
The thermal noise requirements for the second stage
are much relaxed as the input signal has already gained
40 dB in magnitude. A PMOS input pair is again cho-
sen due to the superior flicker noise performance. The
bias current requirements are hence dictated by other
specifications and in our case the bandwidth of the sec-
ond stage. In order to achieve a bandwidth of 10 kHz
for the capacitive load driven, the total current for the
differential pair was set to 5 µA.
As the transistors are biased in strong inversion, the
inherent offset of the stage 2 input devices can be tol-
erated as this will not bring the transistors out of satu-
ration. However, AC-coupling the two stages was done
Fig. 8. Diode pair applicable for AC-coupling stage 2.
in the experimental setup to minimize the contribution
to offset from the first stage. As seen in the section
on experimental results, residual offset at the output of
stage 1 may indeed necessitate AC-coupling between
the two stages.
A candidate on-chip scheme is shown in Fig. 8. Here,
two back-to-back coupled diodes are used as a resistor
for the AC-coupling to the input of the second stage.
The I − V characteristic of the pair is qualitatively
shown to the right. For very low input voltage ampli-
tudes, the equivalent conductance of the pair gd, will
be very small. The diode characteristic is given by:
ID = IS
[
exp
(
VD
VT
)
− 1
]
(33)
Where IS is the diode-area dependent scale current.
The diode conductance is then:
gd = ∂ ID
∂VD
= IS
VT
exp
(
VD
VT
)
(34)
For a 1 µm × 1 µm diode at 37◦C in the technology
used for the amplifier prototype, IS is found to be on
the order of 3 fA. Using this value we see that for a
voltage swing of 100 mV, the equivalent resistance is in
the G range reducing the necessary size of capacitor
CAC to the sub pF range making the scheme feasible
for integrated solutions.
Common-mode feedback for the second stage is not
as simply achieved as for stage 1. As the load device of
stage 2: M13, is operated in strong inversion and since
the output swing of stage 2 is on the order of ±100 mV,
the channel of M13 will change shape with the output
voltage and hence the voltage in the ‘middle’ of the
load will be modulated by the input signal.
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Fig. 9. Common-mode extraction circuit for stage 2.
Instead, the CMS is extracted from the differential
output voltages using the difference amplifier shown in
Fig. 9. The differential output voltage is compared to a
reference (gnd) and an output control voltage vcmfb, is
generated. The small-signal output current of the two
matched differential pairs M1–M2 and M3–M4 is seen
to be:
icmfb = gm1(vout+ − vout−) (35)
So an output signal current is only generated when an
output voltage imbalance is present.
The resulting output current is fed to the diode-
connected M5, generating the control voltage used to
control stage 2 current source devices M16 and M17
is Fig. 3.
5. Experimental Results
A test chip with the proposed amplifier has been fab-
ricated in a standard digital 0.5 µm, single poly, N-
well CMOS process. A microphotograph of the upper
right corner of the chip containing the experimental
amplifier is shown in Fig. 10. Unfortunately, the test
chip was covered with metal 3 dummy filling, reduc-
ing the quality of the microphotograph considerably.
Table 1 summarizes the measured performance of
the amplifier.
Figure 11 shows the output power spectrum for an in-
put sine at 1 kHz and amplitude vin  22 µVrms. Due to
the fully differential structure of the amplifier, it is seen
that the even order harmonics are well below the odd
harmonics. The total distortion power is −33 dB below
Fig. 10. Chip microphotograph.
the fundamental, equivalent to a THD of 2.2%. As the
signal recovery method only yields an SNR of approx.
29 dB, the harmonics will be below the noise floor. Thus
the seen performance is acceptable for our application.
The measured output magnitude frequency response
is shown in Fig. 12. The high-pass response is due to
the current-steering offset compensation scheme. The
low-pass response is the band-limiting at the output of
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Table 1. Measured amplifier performance.
Supply Voltage (VDD–VSS) 3 V
Power Consumption 275 µW
SNR 33.8 dB
THD(@ f = 1 kHz) 2.2%
Typ. input offset (stage 1) <40 µV
CMRR >87 dB, f < 100 kHz
PSRR >84 dB, f < 100 kHz
Gain 80 dB
Equiv. input referred noise 4.8 nV/
√
Hz
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Fig. 13. Measured CMRR and PSRR.
the second amplifier stage. The upper and lower 3 dB
frequencies are seen to be approx.:
f3dB,low = 100 Hz
f3dB,high = 10 kHz
The CMRR and PSRR frequency responses are
shown in Fig. 13. For frequencies f < 100 kHz, the am-
plifier has a CMRR > 87 dB and a PSRR > 84 dB. The
CMRR was measured applying a common-mode volt-
age of 100 mVpp. The circuit draws a total of 91.5 µA
from a 3 V supply (excluding output buffers), thus con-
suming 275 µW. This power consumption is within
the bounds set forth for inductively powered devices
[10]. The equivalent input referred noise over the signal
bandwidth is 4.8 nV/
√
Hz. Integrating this figure over
the ENG bandwidth (400 Hz–4 kHz) gives us the fol-
lowing maximum SNR for a peak-peak ENG of 20 µV:
SNRmax = 20 µV√
2 · 4.8 nV · 60  33.8 dB
Some gain variation was observed in the test chips.
These variations are mainly due to offsets in the
common mode voltage of stage 1, which in turn mod-
ulates the gain as VGS of M3 is altered.
In Fig. 14, the simulated bias currents I1 and I2 are
shown versus input DC-offset. Alongside the currents,
the measured output voltages of stage 1 are shown.
Figure 14 shows that offsets <3.5 mV will be com-
pensated by the current steering offset compensation
circuit. As we expect a maximum threshold offset
of: 3σ (Vth0) = 1 mV for the input pair, a good safety
margin is ensured by the offset compensation circuit.
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Fig. 14. Offset cancellation by current steering.
Some residual offset will be present due to the device
matching in the control loop and is 1.1 mV at the
output in Fig. 14.
6. Conclusions
In this paper an amplifier for minute nerve signals was
presented. The utilization of weak inversion input tran-
sistors, with maximized gm/ID-ratio to suppress inher-
ent device noise, has been shown to be feasible for the
tight power consumption limits inherent to implantable
devices. Furthermore, the restrictions on signal ampli-
tude imposed by devices operating in the weak inver-
sion region, combined with it’s low noise characteris-
tic, makes this region attractive for signal processing
of minute signals.
For offset cancellation, a continuous-time scheme of
steering bias currents was used. This was done in order
to avoid the subsampling and resulting wideband noise
aliasing introduced by switching schemes. A condition
of this method is that only AC-information needs to be
amplified as DC is filtered out. The continuous-time
offset compensation will impose a zero at the origin
and hence the flicker noise will be high-pass filtered.
Finally, the characteristics of a test chip with a pro-
totype amplifier was presented. The prototype exhibits
performance within the boundaries put forth. The sim-
ple scheme of using a single fixed bias transistor as load,
does not provide high linearity as seen from Fig. 11.
However, as the signal recovery method only provides
an SNR of approx. 29 dB, the THD is within accept-
able bounds. The achieved noise suppression, allows
for an SNR with some margin to the SNR provided by
the signal recovery.
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A 200MSPS, 14b, 97mW DAC in 0.18µm CMOS 
Qiuting Huang, Pier Andrea Francese, Chiara Martelli, ETH Zurich 
Jannik Nielsen, DTU Lyngby 
 
High-speed, high-resolution D/A converters are an essential element for direct frequency 
synthesizers, arbitrary wave generators, video displays and communications transmitters. In 
recent years significant progresses in DAC techniques have enabled resolutions of more than 
12b to be achieved for more than 100MSPS output rates [1~4]. Beyond sophisticated layout 
[2], the main technique to achieve 12b-plus resolution is calibration. Doing so at startup using 
off-chip calibration engines has the advantage that the DAC circuit itself is simpler, so that 
higher frequency [3] or lower power [4] can be achieved with moderate chip area. The 
drawbacks of such an approach are the cost of the off-chip circuitry and vulnerability to time-
varying errors such as temperature-dependent offset and (signal-dependent) variation of load 
impedance. Background calibration based on the concept of floating current source [1] 
removes both static and slow varying errors. Such a concept is further explored in this 
contribution under low voltage constraints. A full analog solution is proposed for the 
background calibration loop in order to improve area, power and performance of prior art. 
 
The overall 14b DAC shown in Fig.20.3.1 is segmented into a 5b unary MSB array, a 4b 
unary ULSB array and a 5b binary LLSB array of current sources. Each of the 32 floating 
currents of the MSB array is calibrated in turn in the background. Instead of trimming the 
voltage developed on a common resistor by each MSB current using an ADC-DSP-DAC loop 
[1], the architecture in Fig.20.3.1 compares each MSB with a reference current directly.  
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The current comparator has a regulated-cascode input node (A) to source the MSB current 
accurately and folds it up to a better point (B) for high output impedance. From node B any 
difference between the MSB and the reference current flows into the storage capacitor Cstorei 
connected to it during the ith calibration phase to modify the corresponding trimming voltage 
VSi until it reaches the correct value to compensate the mismatch. Each calibration phase 
consists of 25 sampling clock cycles. Each of the 32 MSB sources is calibrated at 4µs 
intervals. 
 
During the guard time between two consecutive calibration phases when MSB cells are being 
switched, the parasitic capacitance at node B may discharge due to the temporary current 
imbalance. To prevent subsequent charge-sharing from causing glitches on each VSi, the latter 
is sampled by a common tracking capacitor Chold during the phase before the particular MSB 
is to be calibrated. This pre-sampled voltage VHi is then used to hold the voltage on node B 
through a buffer during the guard time to make the transition seamless. Source followers are 
used to shift VSi to a lower level, so that the gate of each trimming transistor can be biased 
close to VSS. This helps each stacked transistor in the floating source to have enough VDS to 
stay in saturation. Since more than five transistors are stacked under a 1.8V supply, careful 
biasing and transistor sizing are required. To reduce the uncertainty of total current 
consumption and the trimmable range of each floating current source, the ambiguity of the 
NMOS-to-PMOS current mirror in [1] needs to be removed. This is achieved by a common 
PMOS-to-NMOS mirror, which pre-distorts the required bias for each MSB.  
 
With 0.5mA in each MSB source, the total DAC signal current is 16mA. To ensure load-
independent accuracy and provide output voltage swing, the DAC currents are first summed 
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by a differential regulated-cascode structure (Fig.20.3.2) then folded down towards the load 
impedance. The price paid for this load-independent output stage under low voltage 
constraint is the doubling of current due to the folding operation of the current buffer. Each 
differential branch of the current buffer is biased at 18mA to provide some margin over the 
signal, using a cascode current source from VDD. To maintain signal-independent accuracy 
the effective input impedance of the summing node must be much lower than those of the 
signal and bias current sources. The main regulation amplifiers are therefore simple cascoded 
inverters to sustain high gain at high frequency. Cross-coupled switches are used before the 
output impedance to provide a return-to-zero (RZ) option to mask switching transients. To 
match the DAC output to test instruments two 25Ω resistors are placed on chip at both output 
nodes. When a 50Ω instrument is connected via a transformer the maximum output voltage is 
400mV. 
 
Implemented in a 0.18µm 1P6M CMOS process, the DAC chip consumes 97mW from 1.8V. 
Fig.20.3.3 shows the measured static nonlinearities at 200MHz update rate. The maximum 
INL of 0.65 LSB and DNL of 0.55 LSB are both determined by the matching accuracy of the 
ULSB array that causes a step error every 512 codes. The fully analog calibration achieves 
much higher accuracy for the MSB array. Dynamic measurements are performed at 200 
MSPS for different signal frequencies and shown in Fig.20.3.4 for both NRZ and RZ mode. 
As expected the NRZ produces a better maximum SFDR of 85dB at 249kHz but suffers more 
from the distortion associated with switching transients when signal frequencies are higher. 
The RZ mode has the best all-round performance. Constant at ~76dB until 2MHz, its SFDR 
stays no less than 70dB up to 20MHz and more than 60dB up to 90MHz. Third harmonic is 
the limiting factor in all SFDR measurements. Fig.20.3.5 shows the measured output 
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spectrum with the 10kHz signal removed by AC coupling. The average noise PSD is –
160dBm/Hz, as intended by design. The spurs due to the calibration sequence can also be 
seen to be less than –97dBm (–93dBFS). Fig.20.3.6 summarizes the overall performance. The 
chip micrograph is shown in Fig.20.3.7. The core area is only 1mm2.  
 
In a broadband transmitter such as that for a VDSL modem, the signal replicas at clock 
multiples must be removed by a reconstruction filter to restrict out-of-band spurious 
transmission. An adequate oversampling ratio facilitates the realization of such a filter. For 
the 12MHz signal bandwidth of VDSL the present DAC offers 8x oversampling, 12~13b 
linearity in-band and 10b-plus beyond. Together with the low noise and low spurs described 
above the overall performance is well suited for VDSL and other higher speed applications. 
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contributions during various stages of this project. 
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A LOW-POWER 10-BIT CONTINUOUS-TIME CMOS Σ∆ A/D CONVERTER
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ABSTRACT
This paper presents the design of a third order low-pass Σ∆ analog-
to-digital converter (ADC) employing a continuous-time (CT) loop
filter. The loop filter is implemented using Gm − C integrators,
where the transconductors are implemented using CMOS transis-
tors only. System level as well as transistor level design issues for
power efficiency is discussed. A prototype Σ∆ ADC intended for
weak biological signals restricted to bandwidths below 4 kHz has
been manufactured in a standard 0.35µm CMOS technology. The
ADC has a measured resolution of 10 bits and a dynamic range
(DR) of 67 dB at a sampling rate of fs = 1.4MHz, while drawing
a bias current of 60µA from a modest supply voltage of 1.8V,
thus consuming 108µW of power.
1. INTRODUCTION
The last few decades has seen a rapidly growing interest in the im-
plementation of systems-on-chip for sensing, recording and pro-
cessing of various physical signals, ranging from micromachined
silicon sensor readouts to biological signals. A typical configura-
tion for these systems consists of an analog frontend for prepro-
cessing the often weak signal input followed by an A/D converter
leaving the signal for further digital processing. As many of these
systems are designed for portability, low power consumption of
the system components is crucial.
In this paper we propose a continuous-time Σ∆ A/D con-
verter suitable for quantizing preamplified nerve signals recorded
by cuff-electrodes. The main energy of human nerve signals lie
in the frequency band 400Hz < fsig < 4 kHz and has a typical
maximum amplitude of ±10µV [1]. A preamplifier which brings
the nerve signal to ±100mV has previously been implemented
and is reported in [2].
CT loop filters holds several advantages over their discrete-
time counterparts. As the sampler is located deep inside the mod-
ulator, implicit anti-aliasing is provided by the CT loop filter. Fur-
thermore, the gain-bandwidth-product (GBW) of the active ele-
ment in the CT loop filter can be significantly lowered compared
to traditional switch-capacitor implementations for a given sam-
pling frequency implying power savings [3]. The drawbacks of
using a CT loop filter is increased sensitivity to clock jitter and
loop delay.
For low power implementation of Σ∆-modulators, the single-
loop architecture as shown in fig.1 is preferred, as only the first
integrator in the loop has strict requirements imposed on it. The
requirements for the remaining integrators can be lessened as all
internal nodes are filtered to the output.
This work was supported by the Danish Medical Research Council
-c1 -c2 -c3
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Fig. 1. Continuous-time 3rdorder Σ∆- modulator block diagram.
2. CT Σ∆-MODULATOR SYSTEM DESIGN
As shown in fig.1, the quantizer is modelled by a gain factor K
and an additive white noise source q(n). The feedback DAC is a
NRZ zero-order hold waveform and the s-domain transfer function
of the DAC is given by: GDAC(s) = [1− exp(−sT )] /s. The
overall loop filter function can be written:
H(s) =
3∑
n=1
cn
(
ω0
s
)n
GDAC(s) (1)
The signal transfer function (STF) and noise transfer function (NTF)
from a loop-filter perspective are respectively:
STF(s) =
KH(s)
1 + KH(s)
≈ 1, NTF(s) = 1
1 + KH(s)
(2)
By choosing an appropriate NTF, e.g. a butterworth highpass filter,
the feedback coefficients can be derived [3].
Σ∆-modulators are characterized by having a maximum sta-
ble input amplitude (MSA), which will cause the modulator to be-
come unstable when exceeded. The MSA is inversely proportional
to the loop filter order and cutoff frequency ω0 [3], i.e. the more
aggressively we high-pass filter the quantization noise, the less sig-
nal power can be applied while maintaining stable operation [3].
For a given quantization noise power σ2q, the inband quantiza-
tion noise power for a channel [flow; fhigh] can be found:
PQ =
σ2q
fs
∫ fhigh
flow
∣∣∣∣ 11 + KH (ej2πf )
∣∣∣∣2 df (3)
The resulting maximum signal-to-quantization-noise-ratio (SQNR)
at the MSA is then:
SQNR = 10 log
(
MSA2
PQ
)
(4)
M1 M2
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M3VB
Vi1 Vi2
Iout
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DAC
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(a) Integrator block diagram (b) Transconductor schematic
Fig. 2. Continuous-time integrator with feedback and correspond-
ing single-ended dual input transconductor MOST schematic.
The optimum loop filter order, sampling frequency and loop filter
cut-off frequency ω0, with regards to minimizing the power con-
sumption for a required SQNR can be found by using the design
methodology described in [3]. For 10 bits performance for our
given bandwidth, a third order loop filter with a cut-off frequency
of 80 kHz was found to be optimal as a second order filter would
require a high sampling frequency, whereas a fourth order filter
would degrade stability too much.
3. IMPLEMENTATION
3.1. Transconductor Core
The integrators were implemented as Gm − C structures. A prin-
ciple block diagram of an integrator is shown in fig. 2(a), where
the integrator unity-gain frequency is given by ω0 = Gm1/Cint.
The integrator is shown in a single-ended version for simplicity
whereas the implemented version is fully differential. The integra-
tor employs two transconductors for the signal input and the mod-
ulator DAC feedback respectively. The feedback DAC function is
implemented by letting the ADC output y(n), control a switch se-
lecting either a positive or negative voltage reference Vref+/-. The
feedback factor is determined by c = Gm2/Gm1.
The two transconductors employed in an integrator were im-
plemented in a single MOST-only structure by using an extended
version of the transconductor introduced in [4], shown in a single-
ended version in fig. 2(b). The transconductors Gm1 and Gm2 of
fig. 2(a) are realized by biasing M1 and M2 in the triode region
thus realizing a two-input transconductor. The drain voltage of
M1 and M2 is set by the bias voltage VB and held constant through
the negative feedback loop comprising M3 and M4. M3 is biased
in weak inversion to maximize the gm/ID-ratio whereas all other
MOSTs are biased in strong inversion for good matching. Hence,
the source node of M3 constitutes a virtual ground node well suited
for current summing. The signal currents produced by M1 and M2
are thus sensed by M3 resulting in a voltage change at the gate of
M3 modulating the M3 current iDS. The summed signal current
can be accessed through M4 which mirrors the M3 iDS.
Using the EKV-model, the drain current for a PMOST biased
in the triode region is given by [5]:
ID = K
′
P (W/L)
[
VG − Vth,p + n
2
(VD − VS)
]
(VD − VS)
(5)
where Vth,p is the threshold voltage, n is the slope factor and all
terminal voltages are referred to the bulk. Eq. (5) is valid for VG−
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Fig. 3. Fully differential dual-input transconductor including
CMFB circuit.
Vth,p ≤ n (VD − VS). From eq. (5) it is seen that the drain current
varies linearly with the gate voltage if the drain-source voltage is
held constant. The transconductance of M1 and M2 constituting
Gm1 and Gm2 in the overall dual input transconductor is equal to
the triode region small-signal transconductance:
Gm,single = gm =
∂ID
∂VG
= K
′
P (W/L) (VD − VS) (6)
From eq. (6) we see that the transconductance is tunable by reg-
ulating the drain-source voltage enabling us to tune the loop filter
cut-off frequency ω0 to the desired frequency.
The necessary bias current of the transconductor core is de-
termined by the speed requirements of the negative feedback loop.
An approximate expression for the loop GBW is given by: GBW =
gm4/(2cgs4 + cgd3 + cIB). Voltage excursions on the drain of M1
and M2 will result in modulation of the transconductor output cur-
rent given by: ∆ids1,2 = ∆vds1,2 (gds1 + gds2). The amplitude
of the voltage excursions is given by regulated impedance seen at
the source node of M3:
Zx(ω) =
ω
gm3GBW
(7)
From eq.(7), we see that the impedance can be lowered by increas-
ing the loop GBW and gm3, hence giving us the required bias cur-
rent necessary for a given input frequency.
3.2. Differential Transconductor
A fully differential version of the dual-input transconductor can be
easily realized by duplicating the circuit of fig. 2 as shown in fig. 3.
Common mode stabilization is achieved by including a common-
mode-feedback (CMFB) circuit which is constructed by replicat-
ing the transconductor core as seen in fig. 3. Output common-
mode voltage deviation is sensed by M1C and M2C which injects
current through the 2:1 mirrors to correct the output voltage. The
aspect ratio of M1C and M2C are set equal to half the aspect ratio
sum of M1 and M2. So we have W1C = W2C = (W1 + W2) /2,
hereby ensuring that the correct common-mode level is set for the
succeeding integrator.
The 2:1 mirrors employed by the CMFB circuit will also half
the small signal current, hence the differential transconductor has
Vi+ Vi-
Clk
M1a M1b
M2a M3a M2bM3b
M4bM4a
M5a M5b
M6a M6b
S1
S2
Vo+ Vo-
Fig. 4. Comparator schematic.
transconductance equal to half the single-ended version:
Gm,diﬀ = 1/2Gm,single = 1/2gm1 (8)
Due to the filtering of the internal nodes in the loop filter, the re-
quirements for the 2nd and 3rd transconductors can be relaxed. A
summary of the transconductor performances is given below:
IB [µA] Reg. GBW [MHz] DC-gain A0[dB]
G1 3 10 61
G2 1,25 4.5 61
G3 0.75 2.7 48
3.3. Comparator
As the quantizer in the ADC modulator consists of a single bit,
a comparator suffices. A schematic of the realized comparator is
shown in fig. 4. It consists of a preamplifier stage and a track
and latch output stage. During the low state of the clock, the M6
positive feedback pair is switched off and the M5 pair is switched
on. The loop gain around the M4 and M5 pairs is in this case <1
and the comparator operates in track mode with a gain given by:
AV =
vo
vi
= gm1
gm4 + gm5
g2m5 − g2m4
≈ gm1
gm5
(9)
As the clock goes high, switch S2 turns off and the loop gain
around the M4 pair is now >1. Switch S1 turns on enabling the
M6 positive feedback pair and the comparator output is latched. A
digital set-reset latch succeeds each of the comparator outputs in
order to restore the output to full digital levels.
3.4. Capacitor dimensioning
A figure of merit for transconductors is the noise-excess-factor
(NEF) which is defined as the ratio of transconductor output ther-
mal noise conductance to the transconductance:
NEF =
GN,out
Gm
(10)
For the employed transconductor, the NEF can be shown to be [4]:
NEF =
gds1
gm1
(
1 +
gds1
gm3
)
+ 2
gm4
gm1
+
gm,IB
gm1
(11)
The thermal noise accumulated on the integrating capacitor is:
PTh =
NEF · kT
Cint
(12)
Fig. 5. Chip die microphotograph.
Referred to a given reference voltage Vref , the total amount of
noise allowable for a resolution of b bits is given by:
PN =
(MSA · Vref)2
2 · 10(6.02b+1.76)/10 (13)
We have previously derived an expression for the inband quanti-
zation noise eq. (3). Combining equations (12-13) and eq. (3), we
can solve for the minimum allowable capacitor size:
Cint = NEF · kT
[
(MSA · Vref)2
2 · 10(6.02b+1.76)/10 − PQ
]−1
(14)
The noise filtering of the intenal nodes allows for smaller capac-
itors in the 2nd and 3rd integrators. The implemented capacitor
sizes are given below:
C1 C2 C3
Cap. size [pF] 7.5 1.75 1.25
4. MEASUREMENTS
The circuit was implemented in a standard 0.35µm CMOS pro-
cess. A chip microphotograph is shown in fig. 5, where the Σ∆-
modulator is contained in the lower half of the chip.
An example output spectrum is shown in fig. 6, for an input
tone at 1.3 kHz with an amplitude of 0.8Vref . It is seen that the
spurious performance is dominated by the second harmonic.
Fig. 7 shows the measured signal-to-noise-plus-distortion ratio
(SNDR) for two different tone frequencies versus the normalized
input signal Vin/Vref for one of the test chips. Though the har-
monic performance is unexpectedly dominated by the second har-
monic we still achieve a max. SNDR of approx. 62 dBat the low
tone frequency at 340Hz, which deteriorates to approx. 56 dB for
the higher tone frequency at 1300Hz. The average max. SNDR
over the ten test chips for an input tone of 1864Hz was measured
at 58.4 dB.
The measured average current drawn in the ten test chips is
60µAfrom a 1.8Vsupply giving an average power consumption
of P = 108µW, excluding bias circuitry and input buffers.
The measured performance of the circuit is summarized in ta-
ble 1 together with results of recent similar work.
This work [6] [7] [8] [9]
Power Dissipation [µW] 108 135 950 340 40
Signal Bandwidth [kHz] 3.6 25 25 8 16
Sampling Frequency [MHz] 1.4 2.4 5 1.024 1.538
Peak SNDR [dB] 62 70 85 69 62
VDD − VSS [V] 1.8 1.5 1 1.95 0.9
Dynamic Range [dB] 67 80 88 73 77
Technology 0.35µm CMOS 0.5µm CMOS 0.35µm CMOS 1.2µm CMOS 0.5µm CMOS
Table 1. Measured performance summary of the third order Σ∆-modulator and comparison with prior work.
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Fig. 6. Measured output spectrum.
5. CONCLUSION
A low-power CT ADC has been implemented using Gm − C in-
tegrators. The transconductors were implemented using MOST
only, whereas the integrating capacitors were implemented as poly-
poly capacitors. However as all capacitors are grounded, poly-well
capacitors are feasible for a MOST only implementation of the
ADC thus making it suitable for implementation in pure digital
CMOS standard processes. Comparison with prior work shows
that CT loop-filters are a good alternative to switch-capacitor DT
loop-filters for low-power Σ∆ ADCs. The transconductor em-
ployed is reported operational at a supply of 1.2 V in a 0.18µm
technology [4], implying that sub 75µA operation of the ADC
could be achieved.
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